Understand and perform testing for MIPI M-PHY compliance
Chris Loberg, Tektronix
EDN (February 19, 2013)
As MIPI Alliance standards gain increasing acceptance in the world of mobile device design, engineers need to become proficient at electrical PHY layer compliance testing for the higher speed M-PHY serial interconnects. A full set of tests spanning both the transmitter and the receiver are required to validate designs – a task that is made tougher as speeds and complexity increase. Understanding how to setup and perform critical verification and debug tests is critical to any successful M-PHY development effort.
M-PHY Transmitter Testing
The M-PHY specification outlines a comprehensive group of tests designed to verify the various transmitter signaling and timing requirements of M-PHY transceivers. HS mode is used in both Type-I and Type-II modules, which means that the tests related to HS mode are required for all modules. Due to the faster signaling frequency, a number of performance parameters need to be measured on HS mode signals including slew rate, transition time, pulse width, unit interval, differential DC and common mode voltage, minimum eye opening, power spectral density (PSD) and jitter (long term and short term). With the exception of PSD, the other high-speed-mode parameters are either related to time or voltage and can be measured easily using an oscilloscope. While an oscilloscope can be used for PSD, it requires a unique process that will be detailed later in this article.
To read the full article, click here
Related Semiconductor IP
- MIPI M-PHY
- Simulation VIP for MIPI M-PHY
- MIPI M-PHY HS Gear 4 IP
- MIPI M-PHY IP
- MIPI M-PHY Verification IP
Related Articles
- Addressing MIPI M-PHY connectivity challenges for more efficient testing
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Boosting RISC-V SoC performance for AI and ML applications
- Modeling and Optimizing Performance Bottlenecks for Neuromorphic Accelerators
Latest Articles
- Extending and Accelerating Inner Product Masking with Fault Detection via Instruction Set Extension
- ioPUF+: A PUF Based on I/O Pull-Up/Down Resistors for Secret Key Generation in IoT Nodes
- In-Situ Encryption of Single-Transistor Nonvolatile Memories without Density Loss
- David vs. Goliath: Can Small Models Win Big with Agentic AI in Hardware Design?
- RoMe: Row Granularity Access Memory System for Large Language Models