Understand and perform testing for MIPI M-PHY compliance
Chris Loberg, Tektronix
EDN (February 19, 2013)
As MIPI Alliance standards gain increasing acceptance in the world of mobile device design, engineers need to become proficient at electrical PHY layer compliance testing for the higher speed M-PHY serial interconnects. A full set of tests spanning both the transmitter and the receiver are required to validate designs – a task that is made tougher as speeds and complexity increase. Understanding how to setup and perform critical verification and debug tests is critical to any successful M-PHY development effort.
M-PHY Transmitter Testing
The M-PHY specification outlines a comprehensive group of tests designed to verify the various transmitter signaling and timing requirements of M-PHY transceivers. HS mode is used in both Type-I and Type-II modules, which means that the tests related to HS mode are required for all modules. Due to the faster signaling frequency, a number of performance parameters need to be measured on HS mode signals including slew rate, transition time, pulse width, unit interval, differential DC and common mode voltage, minimum eye opening, power spectral density (PSD) and jitter (long term and short term). With the exception of PSD, the other high-speed-mode parameters are either related to time or voltage and can be measured easily using an oscilloscope. While an oscilloscope can be used for PSD, it requires a unique process that will be detailed later in this article.
To read the full article, click here
Related Semiconductor IP
- MIPI M-PHY Type 1 G5 2TX2RX - TSMC N7 1.8V, North/South Poly Orientation
- MIPI M-PHY G5 Type 1 2Tx2Rx - TSMC N6 1.8V, North/South Poly Orientation
- MIPI M-PHY Type 1 G4 2TX2RX - TSMC N5A 1.2V, N/S, for Automotive, ASIL B Random, AEC-Q100 Grade 2
- MIPI MPHY G4 Type 1 1TX1RX - TSMC N5 1.2V, North/South Poly Orientation
- MIPI M-PHY G4 Type 1 2Tx2RX - TSMC N5 1.2V, North/South Poly Orientation
Related White Papers
- Addressing MIPI M-PHY connectivity challenges for more efficient testing
- MIPI Drives Performance for Next-Generation Displays
- MIPI M-PHY takes center stage
- FPGA testing for DO-254 compliance
Latest White Papers
- Monolithic 3D FPGAs Utilizing Back-End-of-Line Configuration Memories
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard