Talking Smart Energy and Power Management for AI with Analog Bits
EE Times caught up with Mahesh Tirupattur, CEO of Analog Bits, to talk about the company and how it is addressing smart energy and power management for AI. This year, the company has been showcasing working analog IP on the latest 2-nm and 3-nm process nodes, at TSMC’s events around the world as well as at DAC 2025, The Chips To Systems Conference. We asked Mahesh about why being able to deliver analog IP on the latest technologies is significant. Plus, we chat about the company’s intelligent power architecture in the context of effectively managing the power demands in AI data centers and other applications.
Related Semiconductor IP
- PVT Sensor on TSMC CLN2P
- Core Powered Wide Range Programmable Integer PLL on TSMC CLN2P
- 18-40MHz Crystal Oscillator on TSMC CLN2P
- Power Supply Glitch Detector on TSMC CLN2P
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
Related Videos
- How to design robust SoC with ESD and power management IP
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- European high-performance energy-efficient processors for supercomputing, AI and data centres - Status and Roadmap
- Intel Foundry Direct Connect: Mahesh Tirupattur Talks About Power
Latest Videos
- Paving the Road to Datacenter-Scale RISC-V
- Enhancing Data Center Architectures with PCIe® Retimers, Redrivers and Switches
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs