Leveraging RISC-V as a Unified Heterogeneous Hardware & Software Platform for Next-Gen AI Chips
By Akeana
Today’s SoC developers need flexibility in computing systems and interconnect schemes that allow them to meet compute/watt requirements and the needs of CPU-xPU AI systems.
In this webinar, learn how Akeana is enabling SoC developers to use RISC-V-based solutions for next-generation AI chips. Our solutions include IP for RISC-V processors, accelerators, data movement engines, and compute subsystem interconnects. By the end of this video, attendees will have knowledge about:
- AI CPU compute array, scaling up performance for new AI algorithms
- AI xPU compute solutions with Akeana’s broad range of In-Order control/wide vector processors, data movement engines
- Flexible connection, performance operation of Akeana multi-core, GEMM engine, partners accelerators and customers hardware blocks
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Videos
- Hardware Innovation in the World's First RISC-V 50 TOPS AI Compute for Mass Production Development
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- What Makes RISC-V Perfect for AI? SemiDynamics Explains
- DAC 2025: Siemens EDA CEO Mike Ellow on AI, EDA, and Talent
Latest Videos
- How UCIe 3.0 Redefining Chiplet Architecture: From Protocol to Platform
- Teradyne Testimonial: Silicon Creations' 16nm SerDes Enables Fastest TTM and Most Cost-Effective Teradyne ASIC Development To-Date
- Webinar: Unpacking System Performance – Supercharge Your Systems with Lossless Compression IPs
- Arm: From Cloud-to-Car Architecture
- High Performance RISC-V is here!