Demonstration of the Akeana 5100 core with Hypervisor
This video shows the Akeana 5100 core enabled with Hypervisor running Linux OS various applications, on a Synopsys HAPS-100 emulation platform
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related Videos
- The Evolution of HBM
- Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- Analog AI Chips for Energy-Efficient Machine Learning: The Future of AI Hardware?
- Ask the Experts: The State of AI
Latest Videos
- High Performance RISC-V is here!
- European high-performance energy-efficient processors for supercomputing, AI and data centres - Status and Roadmap
- Is LLM Useful for Automotive Applications?
- BrainChip Expands IP Business Model with AKD1500 Production to Accelerate Edge AI Deployment
- UCIe™ Chiplet IP on TSMC 3DFabric® Platform