The Evolution of HBM
By Archana Cheruliyil, senior product marketing manager at Alphawave Semi
High-bandwidth memory originally was conceived as a way to increase capacity in memory attached to a 2.5D package. It has since become a staple for all high-performance computing, in some cases replacing SRAM for L3 cache. Archana Cheruliyil, senior product marketing manager at Alphawave Semi, talks with Semiconductor Engineering about how and where HBM is used today, how it will be used in the future, why it is essential for AI systems, and how the new HBM4 standard and custom HBM will impact PPA.
Related Semiconductor IP
- HBM Memory Controller
- High Performance HBM, HBM3 Memory Controller
- TSMC CLN5FF HBM PHY IP
- TSMC CLN16FFGL+ HBM PHY IP
- IGAHBMV03A, TSMC CLN16FFC HBM PHY with CoWoS technology
Related Videos
- Managing the Massive Data Throughput: AI-Based Designs and The Value of NoC Tiling
- Ask the Expert: HBM4 Controller IP
- Secure RISC-V Processor for Root of Trust
- Ask the Experts: AI at the Edge