The ARM Diaries, Part 2: Understanding the Cortex A12
A couple of weeks ago I began this series on ARM with a discussion of the company’s unique business model. In covering semiconductor companies we’ve come across many that are fabless, but it’s very rare that you come across a successful semiconductor company that doesn’t even sell a chip. ARM’s business entirely revolves around licensing IP for its instruction set as well as its own CPU (and now GPU and video) cores.
Before we get into discussions of specific cores, it’s important to talk about ARM’s portfolio as a whole. In the PC space we’re used to focusing on Intel’s latest and greatest microarchitectures, which are then scaled in various ways to hit lower price targets. We might see different core counts, cache sizes, frequencies and maybe even some unfortunate instruction set tweaking but for the most part Intel will deliver a single microarchitecture to cover the vast majority of the market. These days, this microarchitecture is simply known as Core.
To read the full article, click here
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
- Neural Video Processor IP
Related News
- Arm vs. RISC-V in 2025: Which Architecture Will Lead the Way?
- Minima qualifies to join Arm Flexible Access Program to bring the Minima Chip to Life
- Arm Holdings plc Reports Results for the Third Quarter of the Fiscal Year Ended 2025
- Arm vs. Qualcomm: The Legal Tussle Continues
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP