TVS announces new CPU Verification tool development
February 23, 2015 -- TVS is pleased to announce the development of a new “Event Stream Generator”.
Processors (CPU, GPU, DSP, etc.) are becoming more complex and require more verification. The current best practise in processor verification is instruction stream generation.
The TVS instruction stream generator (asureISG) will have the following major features
- Offline generation: the instructions are generated in advance of simulation for quicker generation speeds.
- Sequence generation: sequences of instructions can push a design into the corners where the bugs lurk!
- Multicore support: asureISG can be programmed to generation instructions for multiple cores allowing it to generate sequences of instruction streams for multiple cores. Those sequences can interlaced with defined synchronisation points for multicore verification.
- Coverage support: coverage models can be built into the generation to help direct the generation.
asureISG is currently under development with TVS key clients but we are open to more early adopter partners who want to influence the development.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Imperas and Metrics Collaborate to Jump Start RISC-V Core Design Verification Using Open Source Instruction Stream Generator
- eInfochips announces SPI4.2 and CCIR656 Stream Generator Design IP
- Mentor Catapult HLS Enables Stream TV's R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP
- SystemC-based UVM testing from TVS streamlines IP for Blu Wireless Technology
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions