Mentor Catapult HLS Enables Stream TV's R&D Group SeeCubic to Develop Glasses-Free 3D Digital Display IP
June 8, 2017 -- Mentor, a Siemens business, today announced that Stream TV Networks’ R&D center SeeCubic has successfully used Mentor’s Catapult® High-Level Synthesis (HLS) tool to create an IP block that converts 2D or stereo-3D video content to the Ultra-D™ format. The Ultra-D glasses-free 3D technology is able to create a far more realistic and immersive viewing experience than glasses-based 3D technologies. SeeCubic will be demonstrating the technology live on a 65” 4K display in Mentor’s booth (#947) at the Design Automation Conference June 19-21st in Austin, TX.
“Catapult has enabled SeeCubic to develop our real-time conversion IP block without upfront choice of a targeted IC technology,” said Hans Zuidema, CTO of Stream TV Networks. “We have validated the IP design in an FPGA, and retargeting to a new partner’s technology is easily facilitated by Catapult HLS. We are now ready to start deep IC integration with strategic partners for use in mobile devices and display-SoCs.”
This newly developed IP block implements patented, proprietary Ultra-D depth-estimation algorithms. The Catapult HLS C/C++ to register-transfer level (RTL) flow gives designers the ability to make algorithmic changes in late stages of IP development and to mutually optimize the algorithm and the digital micro-architecture. The integrated verification environment allows re-use of the software tests for generated RTL code, which reduces the need for dedicated RTL test-benches by more than 80 percent. The HLS methodology has reduced the overall development effort for SeeCubic by more than 50 percent. The design is fully validated and demonstrable on an FPGA platform; and because Catapult HLS source is technology-independent, designers can easily port designs to various FPGA and ASIC technologies.
Stream TV’s breakthrough Ultra-D technology is the only proprietary glasses-free 3D solution that delivers both a stunning visual display as well as content conversion from any 2D or 3D source.
About Mentor Graphics
Mentor Graphics Corporation, a Siemens business, is a world leader in electronic hardware and software design solutions, providing products, consulting services, and award-winning support for the world’s most successful electronic, semiconductor, and systems companies. Corporate headquarters are located at 8005 S.W. Boeckman Road, Wilsonville, Oregon 97070-7777. Web site: http://www.mentor.com.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Siemens delivers AI- accelerated verification for analog, mixed-signal, RF, memory, library IP and 3D IC designs in Solido Simulation Suite
- VESA Enables Mobile Devices to Share Full HD Video and 3D Content on Any Display With Release of MyDP Standard
- Mentor Ushers in New Era of C++ Verification Signoff with New Catapult Tools and Solutions
- Mentor's Catapult HLS enables Chips&Media to deliver deep learning hardware accelerator IP in half the time
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers