Leakage divided by more than 250 at 180 nm eLL with Dolphin Integration Panoply of memory and standard cells
Meylan, France – August 26, 2011. As electronic intelligence is pervading battery-powered consumer and industrial devices, their Systems On Chip must come up with more complex features - while limiting the impact on power consumption and die cost.
Such power sensitive applications must rely on architectures of Silicon IPs which enable:
- The best combination of logic density and power consumption
- Islets with diverse low power modes: multi voltage, retention, extinction
- Capability for efficient operation at ultra low voltage
Dolphin Integration is the unique provider to address all of such challenges at the architectural level with the launch of a complete Panoply of Memories and Standard Cells for the new 180 nm eLL process at TSMC.
Dolphin Integration's Panoply is a comprehensive set of silicon IPs for low power and Dual Voltage
- Single Port RAM generator
- Standard Cell library of the celebrated Reduced Cell Stem flavor
- Metal programmable ROM generator
- Efficient Power Regulators
Benchmark results of Dolphin SpRAM versus Standard SpRAM at 180 nm
- 5% denser
- Twice less leaky in G process, 250 times less leaky in eLL process!
- 3 times less dynamic power in G and eLL process!
- Support for low voltage down to 1.2 V for additional power savings
For building ultra low power islets at 180 nm eLL
- Low voltage operation enabled down to 1.2 V
- Low Power cells for power gating and state retention of logic blocks
- Embedded power switches for partial or complete shut down of memory blocks
- UPF/CPF compatibility
For right-on-first-pass silicon
- TSMC 9000 qualification
- Design methodology ensuring functionality at low voltage
Ask for more information on product performances and key features, please click here
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and foundry parnerships. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/sesame
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Dolphin Integration announces a new stem of Standard Cells for extremely low leakage in TSMC 90LP
- Standard Cells reducing leakage 40 to 60 times at 90 and 65 nm from Dolphin Integration
- JEDEC Updates Standard for Low Power Memory Devices: LPDDR5
- JEDEC Publishes Update to LPDDR5 Standard for Low Power Memory Devices
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers