TSMC Details Silicon Road Map
FinFETs will fly from 16nm to 7nm
Rick Merritt, EETimes
3/16/2016 06:30 AM EDT
SAN JOSE, Calif.—Taiwan Semiconductor Manufacturing Co. Ltd. is ramping its 16nm process and making progress on plans to roll out 10 and 7nm nodes over the next two years. The news injected optimism in a crowd of about 1,500 attendees at a Silicon Valley event here where the world’s largest independent chip foundry shared its long-sought success with FinFETs and the great unknown beyond.
Some observers were underwhelmed, claiming TSMC’s road map to 7nm will only bring it in line with the 14nm process in which Intel is currently ramping its Skylake CPUs.
Indeed, even TSMC executives noted its 10 and 7nm nodes will have minimum feature sizes of about 20 and 14nm, respectively. And they all use the same fundamental FinFET transistor structures Intel pioneered at 22nm and 14nm. However, they also reported significant progress on research on post-FinFET devices.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
Related News
- SIA road map defines performance-SoC challenges
- TSMC Adds High-K Metal Gate Low Power Process to 28nm Road Map
- Nvidia's road map drives graphics, ARM into enterprise
- ARM Gives Peek at Road Map
Latest News
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets
- Codasip RISC-V processors certified up to ASIL-D