台积电畅谈未来规划,将在未来两年推出10nm和7nm FinFET工艺技术
FinFETs will fly from 16nm to 7nm
Rick Merritt, EETimes
3/16/2016 06:30 AM EDT
SAN JOSE, Calif.—Taiwan Semiconductor Manufacturing Co. Ltd. is ramping its 16nm process and making progress on plans to roll out 10 and 7nm nodes over the next two years. The news injected optimism in a crowd of about 1,500 attendees at a Silicon Valley event here where the world’s largest independent chip foundry shared its long-sought success with FinFETs and the great unknown beyond.
Some observers were underwhelmed, claiming TSMC’s road map to 7nm will only bring it in line with the 14nm process in which Intel is currently ramping its Skylake CPUs.
Indeed, even TSMC executives noted its 10 and 7nm nodes will have minimum feature sizes of about 20 and 14nm, respectively. And they all use the same fundamental FinFET transistor structures Intel pioneered at 22nm and 14nm. However, they also reported significant progress on research on post-FinFET devices.
To read the full article, click here
Related Semiconductor IP
- USB 2.0 femtoPHY -TSMC N6 18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - TSMC N5 12 x1, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - TSMC N3P 1.2V x1, North/South (vertical) poly orientation
- USB 2.0 picoPHY - TSMC 90LPFS33 x1, OTG
- USB 2.0 femtoPHY - TSMC 7FF18 x1, OTG, North/South (vertical) poly orientation
Related News
- Silicon Creations 被评为 2022 年台积电 OIP 年度模拟及混合信号 IP 合作伙伴奖
- Analog Bits将在台积电 2023 北美技术研讨会上展示支持台积电 N3E 工艺IP
- 新思科技IP 组合在台积公司3纳米工艺上实现首次流片成功,加速先进芯片设计
- Omni Design Technologies 推出支持多种 TSMC 工艺的扩展IP 解决方案