TSMC Enhances 0.13um Family
Hsinchu, Taiwan, R.O.C. â June 29 , 2009
- Taiwan Semiconductor Manufacturing Company, Ltd. (TWSE: 2330, NYSE: TSM) today announced that it has released an enhanced version of its 0.13μm process to benefit customersâ cost and competition and to enable the integration of power management functions. The 0.13μm/0.11μm family now includes a slim standard cell, SRAM and I/O with substantial area reduction and the 0.13um process also adopts LD-MOS (5V~20V) on RF platforms to enable analog and power management applications. The slim platform is available in the third quarter this year while the LD-MOS on RF platforms will be available in Q4 this year.
To meet the ever shrinking requirements for basic consumer and RF applications, the slim platform I/O area achieves a 30% reduction and SRAM bit cells demonstrate a 25% reduction when compared with traditional offerings. Furthermore, a 0.13μm LD-MOS device built upon a RF platform enables SOC designs with power management functionality.
âThis is another example of how TSMC is committed to enabling more efficient SoC design of wireless, consumer and communications devices using 0.13μm process technology,â said Dr. Simon Wang, senior director of Advanced Technology Business Division. âThe result of these enhancements will spawn the next generation of innovation,â he said.
TSMCâs investment in R&D for technology and IP portfolios within the 0.13μm /0.11μm family now delivers a true 5V with Copper interconnect for the integration of analog, high-speed DSP, power management and watt-scale class-D amplification. Along with new features development for system-on-chip design, TSMC also offers a shrunken path to enhance customerâs competitiveness including sub-node and slim technology platform.
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundryâs largest portfolio of process-proven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2008 exceeded 9 million 8-inch equivalent wafers, including capacity from two advanced 12-inch - GIGAFABs â¢, four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (China), and its joint venture fab, SSMC. TSMC is the first foundry to provide 40nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please visit http://www.tsmc.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Total solution for standard cell & I/O library, and memory IP characterization by Legend's tools
- IBM Builds World's Smallest SRAM Memory Cell
- eWBM selects Dolphin Integration's Single port SRAM and thick oxide standard cell library at GF 55 LPx
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications