Thalia launches next generation IP reuse tools for smarter, more agile semiconductor product development
Cologne, Germany – 26 January 2022 – Thalia Design Automation, provider of analog and mixed-signal circuit IP reuse platform, today announced enhancements to its Technology Analyzer and Circuit Porting tools, key parts of its AMALIA IP reuse & development platform. The new features support designers with a broader set of process technologies, plus intelligent machine learning features to significantly accelerate analysis and porting, to further cut costs and improve design productivity.
Thalia now utilizes machine learning across its AMALIA platform to analyze waveforms and propose candidate solutions for designers, based on differential analyses.
Updates to Technology Analyzer and Circuit Porting enable Thalia’s clients to migrate to an even broader range of process technologies, from 350nm down to 22nm including FDSOI. These updates make the AMALIA platform applicable to a deeper range of applications, including: IoT devices, MCUs, 5G infrastructure, Radar, and RF.
In addition, Thalia has enhanced its Technology Analyzer software to extract the noise, DC, AC characteristics over corners and Monte Carlo analysis.
As part of the full AMALIA platform, Thalia’s Technology Analyzer helps IP houses and integrated circuit design companies determine if their IP is suitable for cost-effective reuse and also assist with the selection of the optimal process technology for the required application. The software generates a list of electrically comparable devices between the source and target technology i.e. Mapped devices. Thalia’s Circuit Porting software facilitates the reuse of existing circuits from the source technology to the target technology, by quickly and efficiently migrating schematics, maintaining the floorplan and electrical values. The software uses electrically comparable mapped devices generated by the Technology Analyzer, during the migration process. This ensures the design after migration to be comparable to the starting design and thereby significantly reduces the iterations during circuit verification.
Thalia CEO Sowmyan Rajagopalan commented, “Our customers have experienced the benefits of Technology Analyzer and Circuit Porting and the value they bring to design efficiencies and profitability. It’s no surprise then that these customers are keen for us to extend the capabilities of these powerful tools to support more processes. Meanwhile, the Thalia EDA development team has also evolved the platform’s functionality and user experience: with ML and enhanced GUIs – these value-added features help to ensure Thalia customers experience the very best in design automation.
“Particularly now, when capacity at wafer fabs is tight, it’s important that designers remain agile to access chip manufacturing where it’s available, and where it is cost effective.” Rajagopalan continued, “The enhancements to Technology Analyzer and Circuit Porting extend our leadership in Analog IP reuse tools enabling automated analysis of the process, options and likely outcomes of moving to new processes or fabs.”
For more information about Thalia and the AMALIA Platform, visit https://www.thalia-da.com/
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Thalia's AMALIA Technology Analyzer de-risks Analog IP reuse for major IP houses and IC manufacturers
- Thalia brings AMALIA IP reuse platform to Israel
- Thalia joins GlobalFoundries’ GlobalSolutions Ecosystem to advance IP reuse and design migration
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack