Zephyr 4.0 Now Available for SCR RISC-V IP
July 17, 2025 -- Syntacore, a RISC-V processor IP and software tools specialist, announces full support for Zephyr 4.0 Real-Time Operating System (RTOS) across its entire SCR RISC-V IP portfolio. The Zephyr OS comes pre-configured and tested specifically for SCR cores, enabling developers to deploy real-time embedded applications with minimal effort. The operating system is ready to use out-of-the-box, seamlessly supports multi-core configurations, and is consistently maintained with regular updates and professional technical support available.
The Zephyr RTOS is now available for download via Syntacore’s repository.
For commercial inquiries and technical details, please contact our sales/FAE team.
Related Semiconductor IP
- High-performance Linux-capable application core with a 12-stage dual-issue out-of-order pipeline, a VPU, cache coherency, and a hypervisor
- High-performance microcontroller core with a 12-stage dual-issue out-of-order pipeline and a high performance FPU
- High-performance Linux-capable application core with a 12-stage dual-issue out-of-order pipeline, and cache coherency
- Efficient microcontroller core with a 5-stage in-order pipeline, privilege modes, an FPU, an MPU, L1 and L2 caches
- Open-source compact microcontroller core with a 4-stage in-order pipeline for deeply embedded applications
Related News
- Brite Semiconductor Releases PCIe 4.0 PHY IP
- SiFive’s New RISC-V IP Combines Scalar, Vector and Matrix Compute to Accelerate AI from the Far Edge IoT to the Data Center
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer
- Tenstorrent Productizes RISC-V CPU And AI IP
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions