Esterel Studio, adopted at STMicroelectronics, enhances productive design for STBus and STNoC based control-intensive IP
MOUNTAIN VIEW, California, and ELANCOURT, France -- January 18, 2008 -- Esterel EDA Technologies today announced that STMicroelectronics, one of the world’s largest semiconductor suppliers, has applied Esterel Studio for the design of new components for the STBus and ST Network-on Chip (STNoC) within ST’s On-Chip Communication Systems (OCCS) team.
High-bandwidth, low-power, and complex audio and video applications challenges have led to new multi-processors Systems-on-Chips incorporating a large number of multimedia processing and peripheral interface nodes. Such architectures put a heavy burden on the on-chip interconnection network, which in turn requires highly parameterizable bus-interface and controller components, all perfect design targets for Esterel Studio.
STMicroelectronics’ primary objective in using Esterel Studio is to improve IP development effectiveness and efficiency, maintaining a single model for both RTL implementation and SystemC modeling. Esterel Studio generated RTL successfully and passed all synthesis performance and quality compliance criteria.
Carlo Pistritto, manager of ST’s On-Chip Communication System (OCCS) team, says After having first evaluated other possible solutions available on the ESL market, we decided in early 2006 to launch two first IP designs with Esterel Studio. They both successfully completed on spec, meeting area and speed requirements. In addition, we liked the way Esterel EDA Technologies was able to quickly adapt its R&D roadmap to meet our specific requirements. We have now a clear vision of our flow using Esterel Studio and we will continue our collaboration with Esterel EDA Technologies R&D teams to integrate additional advanced features.
STMicroelectronics’ OCCS team provides the interconnect technology to enable ST design teams to quickly configure and assemble IPs for complex Systems on Chip (SoC). The team qualified that Esterel Studio designs smoothly integrate with their highly automated platform evaluation and implementation flow.
I am very satisfied that we, in a short period of time, developed new product features to provide configurable RTL generation to ST, while demonstrating smooth interoperability with Synopsys core tools using the IP-XACT™, format from The SPIRIT Consortium™, says Gunther Siegel, Esterel Studio CTO.
About Esterel EDA Technologies
Esterel EDA Technologies, a subsidiary of Esterel Technologies SA, is a privately held company with headquarters in Elancourt, France and R&D facility and sales office in Villeneuve-Loubet, France.
Esterel EDA Technologies is the supplier of Esterel Studio, the leading solution for ESL synthesis, and a leader in software and hardware engineering expertise. For additional information, visit the Esterel EDA Technologies website at www.esterel-eda.com.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Analog Bits Adds New Power and Energy Management IP Blocks Proven on TSMC N2P and N3P Processes at TSMC 2025 OIP Ecosystem Forum
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development