Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
Meylan, France – May 7, 2010. Fabless companies can seize the opportunity to decrease the area of their logic blocks by 5 to 10% with the highest-density Standard Cell Library available in the 65 nm technological process!
Reducing silicon costs is a permanent concern for SoC Integrators targeting applications with high fabrication volumes, especially with the care needed for mismatch resilience. Given the increasing complexity of logic designs in advanced process nodes, and the ever growing size of logic blocks, embedding a “cost-cutting” Library is now committed.
To facilitate cost-optimized designs, the Dolphin’s 65 nm High Density Library, HD-BTF is the solution of choice.
HD-BTF indeed is a real star for cost reduction with 5 to 10% higher density than typical 7 tracks standard cell libraries after P&R:
- 6 track library
- High Density Spinner cell for reduced sequential area
- Density optimized cell layout and placement of pins
- Delivered with the “4 season scripts” for an automated optimization at each step of the implementation flow
More information on the key benefits and performances of HD-BTF is available directly on the link below:http://www.dolphin.fr/flip/sesame/65/sesame_65_HD_BTF.html
Skeptical Standard Cell would-be Users can easily benchmark this Standard Cell Library against any other with the Sofia Benchmark and the Motu Uta public standard, so they must feel free to visit our website:http://www.dolphin.fr/flip/sesame/sesame_benchmark.php or contact sesame@dolphin.fr
The High-Density Panoply including a complete solution for all elements of the logic design is also available to address the cost reduction challenge at the architectural level.
The panoply includes Single Port and Dual Port RAMs, metal programmable ROMs, Register Files and standard cells.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in the Microelectronics Design Industry to "enable mixed signal Systems-on-Chip". It stars a quality management stimulating reactivity for innovation and Foundry independence. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs. For more information about Dolphin, visit: www.dolphin.fr/sesame
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Dolphin Integration measures 15% area reduction on 65 nm logic circuit with its 6-Track standard cell library
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Dolphin Integration announce availability of their 6-Track Standard Cell Library SESAME HD for the 65 nm LP process
- NASA Selects Ridgetop Group to Develop an Innovative Modular SiGe 130 nm Cell Library
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack