Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
Grenoble, France – October 18th, 2013 - Dolphin Integration, the innovator of Virtual Components for density and power optimized subsystems, announces the SESAME BIV standard cell library as a major innovation for ultra low leakage always-on logic block.
SESAME BIV standard cell library extends the RCSL offer (Reduced Cell Stem Libraries) by delivering a leakage reduction of 1/350 for a silicon footprint up to 7x denser for a 5,000-gate block implemented with a usual HVT standard cell combined with its dedicated low quiescent linear regulator.
SESAME BIV is ideal for always-on clock islets such as real-time clocks (RTC) as well as RF or voice awakening devices.
SESAME BIV incorporates the key features needed for such always-on logic islets:
- A patented Flip Flop to reliably sustain operating voltage range from 1.2 V up to 3.3 V, eliminating the need for a voltage regulator
- A design based on 2.5 V transistors with overdriven thick gates and 10-track cells to get a higher density
- Data retention guaranteed at very low voltage (e.g. 0.5 V at 65 nm) for ultimate power savings
“Decreasing power is a global requirement requiring diverse solutions where SESAME BIV illustrates Dolphin Integration’s commitment to go beyond a standard offering for low leakage. SESAME BIV enables an innovative but safe, energy efficient, and dense implementation of critical logic”, announces Elsa BERNARD-MOULIN, Library Marketing Manager. “We are glad to announce that Customers of major foundries such as TSMC and Global Foundries have already selected this SESAME BIV”.
For more information on the key benefits and performances of SESAME BIV standard cell library, have a quick look on our catalog :
- GF 65/55 nm
- TSMC 65/55 nm
About Dolphin Integration
Dolphin Integration contribute to "enabling mixed signal Systems-on-Chip". Their focus is to supply worldwide customers with fault-free, high-yield and reliable kits of CMOS Virtual Components of Silicon IP, based on innovative libraries of standard cells, flexible registers and low-power memories. They provide high-resolution converters for audio and measurement, regulators for efficient power supply networks, application optimized micro-controllers.
They put emphasis on resilience to noise and drastic reductions of power-consumption at system level, thanks to their own EDA solutions missing on the market for Application Hardware Modeling as well as early Power and Noise assessment. Such diverse experience in ASIC/SoC design and fabrication, plus privileged foundry portal even for small or medium volumes, makes them a genuine one-stop shop covering all customers’ needs for specific requests.
Related Semiconductor IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
- High Speed Ethernet 2/4/8-Lane 200G/400G PCS
Related News
- Dolphin Integration announce the availability of new ROM TITAN and ultra low leakage standard cell library SESAME BIV at TSMC 55 nm LP eFlash
- Dolphin Integration enable Dongbu HiTek's users to benefit from their ultra high density standard cell library
- Ultra high density standard cell library SESAME uHD-BTF to enrich Dolphin Integration's panoply at TSMC 90 nm eF and uLL
- SESAME BIV standard cell library: Dolphin Integration's ultra low-power solution for always-on blocks
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers