A Patented Breakthrough for all Performances of Dolphin Integration's Standard Cell Libraries
With SESAME 3G, no backtracking any longer upstream on a critical path during Place and Route in an iteration for optimizing": this revolutionary concept could suggest the motto "Optimization without Regression!" The certainty to be able to converge fast in P&R shall translate in a drastic renewal of the installed base of cell libraries.
The revolution results from the separation of logic cell functions from the analog net drives. The SoC Integrator then benefits from total control for the optimization of critical paths after synthesis, whether for speed or power consumption with density: a local improvement no longer disturbs the rest of the paths upstream. A designer can choose to replace any function or drive on a critical path in order to meet the performance targets, without the penalty of any need for adaptation of the net upstream.
This P&R friendly concept provides designers with a natural optimization process from the RTL stage on. A Figure of Merit based on the commendable “Sofia benchmark” will be available online on Dolphin’s website for a fast comparison with any alternate library.
“Such a benchmark saves designer's time, versus a comparison through a complete Synthesis plus thorough P&R”, comments Audrey Abba, Manager of Library Development, “as it allows designers to anticipate immediately the improvement of design style which SESAME 3G enables. Furthermore the elimination of backtracking leads to upgrading the design style itself with easy Guidelines from experience. Above all it must be noticed that such an innovation was only conceivable in the context of fully multi-disciplinary team-work".
This new generation of the celebrated "Reduced Cell Stem Library" SESAME is launched for first availability in 65 nm with optimization for low power. It will progressively supersede all previous releases for any optimization stem at all technological nodes ranging between 180 nm and 65 nm.
About DolphinDolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation.
Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
Related Semiconductor IP
- 5G-NTN Modem IP for Satellite User Terminals
- 5G-Advanced Modem IP for Edge and IoT Applications
- TSN Ethernet Endpoint Controller 10Gbps
- 13ns High-Speed Comparator with no Hysteresis
- Frequency Divider
Related News
- ARM Announces The Release Of Multiple Standard Cell Libraries On TSMC 90nm and 65nm Processes
- Faraday Pioneers in Providing On-Chip Variation (OCV) Information for Cell Libraries
- Lightspeed Logic Introduces Reconfigurable Logic for TSMC 90nm with ARM Standard Cell Libraries
- Virage Logic Strengthens Low Power IP Product Portfolio with Availability of 65nm CPF-Enabled Ultra-Low-Power Standard Cell Libraries
Latest News
- IPrium releases LunaNet AFS LDPC Encoder and Decoder for Lunar Navigation Satellite Systems
- Quintauris Introduces Altair: The Unified RISC-V Profile for Embedded Systems
- IAR accelerates SDV development with Infineon DRIVECORE bundles and AURIX™ RISC-V Debug capabilities
- Ceva Launches PentaG-NTN™ 5G Advanced Modem IP, Enabling Satellite-Native Innovators to Rapidly Deploy Differentiated LEO User Terminals
- Faraday Broadens IP Offerings on UMC’s 14nm Process for Edge AI and Consumer Markets