Sony To Use FD-SOI in Stacked Image Sensors
Samsung goes for FD-SOI mass production
Junko Yoshida, EETimes
1/21/2016 10:30 AM EST
TOKYO—For chip designers pondering the next-node choices for their new SoCs, the FD-SOI Forum held here Thursday (Jan. 21) yielded news they could use.
Key developments were:
- The mass production capacity of Samsung’s 28nm FD-SOI technology has matured.
- RF integration in FD-SOI chips is fast becoming a reality, as Samsung is offering a production version of its process development kit (PDK) for RF in the second quarter of this year.
- Globalfoundries’ 22nm FD-SOI platform, called 22nm FDX, offers ultra-lower power consumption with 0.4 volt operation.
- Globalfoundries now says that its 22nm FDX will be ready for high volume production in mid-2017.
But the biggest FD-SOI news, which surfaced as chatter and whispering during coffee breaks at the Forum (rather than on the formal agenda), is that Sony is looking to use FD-SOI for the image signal processor (ISP) on stacked CMOS Image Sensors (CIS).
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Sony Acquires Belgian Innovator of Range Image Sensor Technology, Softkinetic Systems S.A., in its Push Toward Next-Generation Range Image Sensors and Solutions
- Why Opt For Chip Stack, FD-SOI in Image Sensors?
- Sony Joins FDSOI Club
- CMOS Image Sensors See Higher Growth from Greater Diversity of Uses
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale