Sony Joins FDSOI Club
Junko Yoshida
1/30/2015 05:15 PM EST
MADISON, Wis. — Sony Corp. revealed that the company’s next-generation Global Navigation Satellite System (GNSS) chip will use 28-nm Fully Depleted Silicon On Insulator (FDSOI) process.
The test chip based on the FDSOI process marks a dramatic reduction in power consumption. A Sony engineer, who spoke at the SOI Industry Consortium in Tokyo, told the audience that Sony was able to cut power consumption in its GNSS chip from 10mW to 1mW.
The Japanese company used STMicroelectronics’ 28nm FDSOI design kit, and manufactured its FDSOI samples at ST's fab.
To read the full article, click here
Related Semiconductor IP
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
Related News
- Sony To Use FD-SOI in Stacked Image Sensors
- Sony-Inside Huami Watch: Is It Time for FD-SOI?
- Three customers, STMicroelectronics, ARM Ltd. and Sony Corp. invest in CoWare
- CoWare to Enter Licensing and Technical Support Agreement with Sony To Speed Chip Design for Sony's Next-Generation AV-IT Products
Latest News
- SAICEC and Siemens to accelerate chip-to-vehicle validation using digital twin technology
- StarFive Launches New Product, Achieving RISC-V’s Breakthrough in Large-Scale Data Center Commercialization
- d-Matrix and Alchip Announces Collaboration on World's First 3D DRAM Solution to Supercharge AI Inference
- d-Matrix and Andes Team on World's Highest Performing, Most Efficient Accelerator for AI Inference at Scale
- Ceva Receives 2025 IoT Edge Computing Excellence Award from IoT Evolution World