Why Opt For Chip Stack, FD-SOI in Image Sensors?
Junko Yoshida, EETimes
1/28/2016 02:30 PM EST
MADISON, Wis. -- If Samsung’s latest smartphone TV commercial (which touts a number of superior camera features and ends with a tagline -- “It's Not a Phone, It's a Galaxy”) is any indication, the ingredient that matters most in smartphones today isn’t the phone. It’s the camera.
As camera functions become essential to differentiate embedded devices, designers of CMOS image sensors (CIS) find themselves wrestling with growing demands on multiple fronts – image quality, size of camera modules and overall cost.
Over the last few years, CIS vendors have embraced chip stacking. Under that option, a CIS is stacked with an image signal processor (ISP). As the next step, at least two major players, Sony and Samsung, are reportedly pondering the use of FD-SOI wafers in manufacturing ISPs for a chip stacked CIS.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- Sony To Use FD-SOI in Stacked Image Sensors
- CMOS Image Sensors See Higher Growth from Greater Diversity of Uses
- Sony Acquires Belgian Innovator of Range Image Sensor Technology, Softkinetic Systems S.A., in its Push Toward Next-Generation Range Image Sensors and Solutions
- CMOS Image Sensors Expected To Set Record-High Sales for Another Five Years
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale