Why Opt For Chip Stack, FD-SOI in Image Sensors?
Junko Yoshida, EETimes
1/28/2016 02:30 PM EST
MADISON, Wis. -- If Samsung’s latest smartphone TV commercial (which touts a number of superior camera features and ends with a tagline -- “It's Not a Phone, It's a Galaxy”) is any indication, the ingredient that matters most in smartphones today isn’t the phone. It’s the camera.
As camera functions become essential to differentiate embedded devices, designers of CMOS image sensors (CIS) find themselves wrestling with growing demands on multiple fronts – image quality, size of camera modules and overall cost.
Over the last few years, CIS vendors have embraced chip stacking. Under that option, a CIS is stacked with an image signal processor (ISP). As the next step, at least two major players, Sony and Samsung, are reportedly pondering the use of FD-SOI wafers in manufacturing ISPs for a chip stacked CIS.
To read the full article, click here
Related Semiconductor IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
Related News
- Sony To Use FD-SOI in Stacked Image Sensors
- CMOS Image Sensors See Higher Growth from Greater Diversity of Uses
- Sony Acquires Belgian Innovator of Range Image Sensor Technology, Softkinetic Systems S.A., in its Push Toward Next-Generation Range Image Sensors and Solutions
- CMOS Image Sensors Expected To Set Record-High Sales for Another Five Years
Latest News
- EMASS Tapes Out 16nm ECS-DoT, Advancing Always-On Edge AI
- Telechips and DivX Renew IC Technology Licensing Agreement
- OIF Demonstrates Industry-Wide Interoperability at Scale at OFC 2026, Advancing Energy Efficiency, Performance and Capacity for AI-Era Data Center Networks
- Eliyan Secures $50 Million in Strategic Investments from Leading Hyperscalers and AI Infrastructure Providers to Accelerate Scalable AI Systems
- FuriosaAI ships RNGD, data-center-ready AI inference GPU alternative