SoC design's new normalPlatform push roils business models
Rick Merritt, EE Times
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- A group at Microsoft Corp. is co-developing a media chip and is even investigating new on-chip bus structures. The activity is occurring at a time when semiconductor companies say they are increasingly delivering full software stacks with their chips, although they are not always compensated for the code.
Welcome to the next phase of the system-on-chip era, in which system, software and semiconductor companies are struggling to find new technology and business models. All sides see the promise for using multicore devices to open up fresh markets. The big question is how to define chip-level platforms.
That dilemma lies at the intersection of two developments. Designers increasingly start their work by defining the end-user scenarios or experiences they want to create. As they move to implement those concepts in silicon, they find an increasing diversity of hardware and software components integrated in complex, off-the-shelf chips with varying degrees of programmability, but not always optimized for the chosen tasks.
"We brought a value proposition for a system to a fabless company but found that no [chips] met our requirements, so we had to ask them if we could develop something together," said Robert Rossi, group program manger for core media processing technologies at Microsoft. "We had conversations with their CEO and found out we could do it."
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- A group at Microsoft Corp. is co-developing a media chip and is even investigating new on-chip bus structures. The activity is occurring at a time when semiconductor companies say they are increasingly delivering full software stacks with their chips, although they are not always compensated for the code.
Welcome to the next phase of the system-on-chip era, in which system, software and semiconductor companies are struggling to find new technology and business models. All sides see the promise for using multicore devices to open up fresh markets. The big question is how to define chip-level platforms.
That dilemma lies at the intersection of two developments. Designers increasingly start their work by defining the end-user scenarios or experiences they want to create. As they move to implement those concepts in silicon, they find an increasing diversity of hardware and software components integrated in complex, off-the-shelf chips with varying degrees of programmability, but not always optimized for the chosen tasks.
"We brought a value proposition for a system to a fabless company but found that no [chips] met our requirements, so we had to ask them if we could develop something together," said Robert Rossi, group program manger for core media processing technologies at Microsoft. "We had conversations with their CEO and found out we could do it."
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
- VeriSilicon Launches the Industry-Leading Automotive-Grade Intelligent Driving SoC Design Platform
- Thalia enhances AMALIA Platform with new AI models to revolutionize analog, RF and mixed-signal IC design migration
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology