Rambus plans U.S. suit against Hyundai, asks for change of venue
![]() |
Rambus plans U.S. suit against Hyundai, asks for change of venue
By Semiconductor Business News
October 9, 2000 (8:35 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001009S0004
MOUNTAIN VIEW, Calif.--In its latest round of legal maneuvers, Rambus Inc. has filed a motion to change the venue of a U.S. patent suit filed by Hyundai Electronics Industries Co. Ltd. from San Jose to a federal court in Virginia. Rambus here also said it plans to file its own U.S. patent suit against Hyundai in response to the South Korean company's case, which attempts to invalidate the company's claims on technology rights to high-speed synchronous DRAM interfaces (see Aug. 30 story). Mountain View-based Rambus has been attempting to force a number of DRAM makers to license its technologies for high-speed SDRAMs, double data rate (DDR) memories, and controller interfaces to those chips. Several negotiations have broke down and resulted in lawsuits in the past three months. Rambus has filed suits against Hyundai in Europe, and the company said it will add a patent-infringeme nt case in the U.S. against the Korean memory maker. Rambus reported on Friday evening that it has asked to move Hyundai's suit to the U.S. District Court for Eastern Virginia, where it has a pending lawsuit against Infineon Technologies AG (see Aug. 11 story). According to Rambus, a change of venue would allow one court to handle the proceedings in the patent dispute and speed up the results. Rambus also said it has filed a motion to dismiss Hyundai's suit.
Related Semiconductor IP
- Xtal Oscillator on TSMC CLN7FF
- Wide Range Programmable Integer PLL on UMC L65LL
- Wide Range Programmable Integer PLL on UMC L130EHS
- Wide Range Programmable Integer PLL on TSMC CLN90G-GT-LP
- Wide Range Programmable Integer PLL on TSMC CLN80GC
Related News
- MOSAID Technologies Inc: Texas Court Denies Infineon's Motion to Change Venue
- Rambus Unveils PCIe 7.0 IP Portfolio for High-Performance Data Center and AI SoCs
- JEDEC Unveils Plans for DDR5 MRDIMM and LPDDR6 CAMM Standards to Propel High-Performance Computing and AI
- Crypto Quantique Unveils Open-Source Randomness Test Suite for Physical Unclonable Functions
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing