Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
By Majeed Ahmad, EETimes | November 14, 2025

While Synopsys’ lay off of 10% of its workforce amid its merger with Ansys is making waves in trade media, it has also sparked a broad debate about whether design automation and AI are also factors behind job cuts of this scale. EDA heavyweights like Synopsys are investing heavily in AI-first workflows that autonomously explore chip architectures, optimize layouts and reduce power leakage without manual tuning.
But let us first take a closer look at Synopsys’ $35 billion cash-and-stock acquisition of engineering design firm Ansys, and how this integration’s aim to create a leaner operating model is leading to nearly 2,000 well-paid job cuts.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution
- TSMC Price Hikes End the Era of Cheap Transistors
- Credo Joins Arm Total Design to Accelerate the Development of Custom Silicon for AI Data Centers
- Insyde® Software Joins Arm Total Design Ecosystem to Drive Server Infrastructure for the AI Era
Latest News
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud