Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
By Majeed Ahmad, EETimes | November 14, 2025

While Synopsys’ lay off of 10% of its workforce amid its merger with Ansys is making waves in trade media, it has also sparked a broad debate about whether design automation and AI are also factors behind job cuts of this scale. EDA heavyweights like Synopsys are investing heavily in AI-first workflows that autonomously explore chip architectures, optimize layouts and reduce power leakage without manual tuning.
But let us first take a closer look at Synopsys’ $35 billion cash-and-stock acquisition of engineering design firm Ansys, and how this integration’s aim to create a leaner operating model is leading to nearly 2,000 well-paid job cuts.
To read the full article, click here
Related Semiconductor IP
- 50G PON LDPC Encoder/Decoder
- UALink Controller
- RISC-V Debug & Trace IP
- UALinkSec Security Module
- PUF-based Post-Quantum Cryptography (PQC) Solution
Related News
- Ceva's 20 Billion Device Milestone Paves the Way for a New Era in Smart Edge Innovation
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
- Synopsys Collaborates with TSMC to Drive the Next Wave of AI and Multi-Die Innovation
Latest News
- OpenTitan Introduces New Membership Tiers and Deliverables to Accelerate Deployment
- ZeroPoint Technologies Appoints Brett Cline as Chief Executive Officer
- Neurophos Secures $110 Million Series A to Launch Exaflop-Scale Photonic AI Chips
- Akeana tapes out highest performance RVA23 Alpine test chip
- Access Advance Closes 2025 with Record Quarter: Eight Major Licensees, 100% Renewal Rate, Litigations Resolved