Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
By Majeed Ahmad, EETimes | November 14, 2025
While Synopsys’ lay off of 10% of its workforce amid its merger with Ansys is making waves in trade media, it has also sparked a broad debate about whether design automation and AI are also factors behind job cuts of this scale. EDA heavyweights like Synopsys are investing heavily in AI-first workflows that autonomously explore chip architectures, optimize layouts and reduce power leakage without manual tuning.
But let us first take a closer look at Synopsys’ $35 billion cash-and-stock acquisition of engineering design firm Ansys, and how this integration’s aim to create a leaner operating model is leading to nearly 2,000 well-paid job cuts.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- UCIe PHY (Die-to-Die) IP
- UCIe-S 64GT/s PHY IP
- UA Link DL IP core
- 10-bit Pipeline ADC - Tower 180 nm
Related News
- Synopsys Issues Statement in Connection to the Lifting of Recent U.S. Export Restrictions Related to China
- Ceva's 20 Billion Device Milestone Paves the Way for a New Era in Smart Edge Innovation
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution
- Morse Micro Secures $88 Million AUD Series C Funding to Lead the Next Era of IoT
Latest News
- GUC Monthly Sales Report – November 2025
- Global Semiconductor Sales Increase 4.7% Month-to-Month in October
- CXL Adds Port Bundling to Quench AI Thirst
- Tenstorrent and AutoCore Announce Strategic Partnership to Power High-Performance RISC-V Automotive Computing with AutoCore.OS
- Tenstorrent Announces Availability of TT-Ascalon™