Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
By Majeed Ahmad, EETimes | November 14, 2025

While Synopsys’ lay off of 10% of its workforce amid its merger with Ansys is making waves in trade media, it has also sparked a broad debate about whether design automation and AI are also factors behind job cuts of this scale. EDA heavyweights like Synopsys are investing heavily in AI-first workflows that autonomously explore chip architectures, optimize layouts and reduce power leakage without manual tuning.
But let us first take a closer look at Synopsys’ $35 billion cash-and-stock acquisition of engineering design firm Ansys, and how this integration’s aim to create a leaner operating model is leading to nearly 2,000 well-paid job cuts.
To read the full article, click here
Related Semiconductor IP
- ReRAM NVM in DB HiTek 130nm BCD
- UFS 5.0 Host Controller IP
- PDM Receiver/PDM-to-PCM Converter
- Voltage and Temperature Sensor with integrated ADC - GlobalFoundries® 22FDX®
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
Related News
- Ceva's 20 Billion Device Milestone Paves the Way for a New Era in Smart Edge Innovation
- Omni Design Technologies Secures over $35 Million in Series A Funding to Advance Its Leadership in Wideband Signal Processing™ for the AI Data Revolution
- Synopsys Collaborates with TSMC to Drive the Next Wave of AI and Multi-Die Innovation
- TSMC Price Hikes End the Era of Cheap Transistors
Latest News
- Joya Design Takes Neuromorphic Chip from Design to Device with First Innatera-Powered Consumer Audio Product at AWE China
- Arm expands compute platform to silicon products in historic company first
- Synopsys Supports New Arm AGI CPU with Full-Stack Design Solutions
- Altera and Arm Collaborate to Deliver Efficient, Programmable Solutions for AI Data Centers
- JEDEC® Releases Updated LPDDR5/5X SPD Standard with Enhanced Mode‑Switching Support