Rambus Expands Cryogenic Memory Collaboration with Microsoft
Companies begin to develop prototype systems that optimize memory performance
SUNNYVALE, Calif. – April 17, 2017 – Rambus Inc. (NASDAQ: RMBS) today announced an expanded collaboration with Microsoft researchers to develop prototype systems that optimize memory performance in cryogenic temperatures. Following the initial collaboration announced in December 2015, this new agreement extends joint efforts to enhance memory capabilities, reduce energy consumption and improve overall system performance.
The technologies being developed by the companies will improve energy efficiency for DRAM and logic operation at cryogenic temperatures, defined by the U.S. National Institute of Standards and Technology as below −180 °C or −292.00 °F or 93.15 K and ideal for high-performance super computers and quantum computers. Additionally, it will enable high-speed SerDes links to operate efficiently in cryogenic and superconducting domains and allow new memory systems to function at these temperatures.
“With the increasing challenges in conventional approaches to improving memory capacity and power efficiency, our early research indicates that a significant change in the operating temperature of DRAM using cryogenic techniques may become essential in future memory systems,” said Dr. Gary Bronner, vice president of Rambus Labs. “Our strategic partnership with Microsoft has enabled us to identify new architectural models as we strive to develop systems utilizing cryogenic memory. The expansion of this collaboration will lead to new applications in high-performance super computers (HPC) and quantum computers.”
“We’re excited to continue working with Rambus and broaden our partnership to further develop technologies for memory optimization in cryogenic temperatures,” said Doug Carmean, partner architect within Microsoft’s research organization. “Rambus’ expertise in memory systems has helped us identify new memory architectures to meet our future requirements.”
Rambus has a long history of researching and exploring emerging platforms, consistently developing meaningful technologies with broad applicability.
For more information, visit: https://www.rambus.com/emerging-solutions/cryogenic-memory.
About Emerging Solutions Division
Inspired by the innovative thinking at the heart of Rambus Labs, the Emerging Solutions division at Rambus works to translate extraordinary theory into everyday practice, imagining exciting new ways to interpret and reimagine the world of data around us.
About Rambus Inc.
Rambus creates innovative hardware and software technologies, driving advancements from the data center to the mobile edge. Our chips, customizable IP cores, architecture licenses, tools, software, services, training and innovations improve the competitive advantage of our customers. We collaborate with the industry, partnering with leading ASIC and SoC designers, foundries, IP developers, EDA companies and validation labs. Our products are integrated into tens of billions of devices and systems, powering and securing diverse applications, including Big Data, Internet of Things (IoT), mobile, consumer and media platforms. At Rambus, we are makers of better. For more information, visit rambus.com.
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- Avery Design Systems and Rambus Extend Memory Model and PCIe VIP Collaboration
- Hardent Joins Samsung SAFE IP Partner Program & Launches New Display IP Subsystem Solution in Collaboration with Rambus
- Cadence Expands Collaboration with TSMC and Microsoft to Accelerate Timing Signoff for Giga-Scale Designs on the Cloud
- Rambus Expands Portfolio of DDR5 Memory Interface Chips for Data Centers and PCs
Latest News
- Are Synopsys Layoffs a Harbinger of the AI-Assisted Design Era?
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs