QuickLogic to Exhibit at DAC 2018
SUNNYVALE, Calif., June 20, 2018 -- QuickLogic Corporation (NASDAQ: QUIK), a developer of ultra-low power programmable sensor processing, embedded FPGA IP, display bridge and programmable logic solutions, today announced that it will be exhibiting at the Design Automation Conference (DAC) in San Francisco, CA.
QuickLogic will be showcasing its latest ArcticPro™ eFPGA intellectual property technology that enables semiconductor companies and OEMs to reduce R&D costs, increase their revenue and gross margins, and address adjacent markets in a more scalable way.
QuickLogic will also be demonstrating its latest QuickAI™ Platform Solution for cognitive sensing at the endpoint. SensiML, a leader in sensor data training, analytics and classification building for endpoint applications, will demonstrate a smart fan motor fault on the QuickAI module and HDK. This solution is easily deployable for industrial use cases which perform predictive maintenance or visual inspection using endpoint IoT devices.
| When: | Monday, June 25 - Wednesday, June 27, 10am - 6pm |
| Where: | Booth 1338 |
For more information, conference program schedules and exhibit hours, please visit https://dac.com
About QuickLogic
QuickLogic Corporation enables OEMs to maximize battery life for highly differentiated, immersive user experiences with Smartphone, Wearable, Hearable and IoT devices. QuickLogic delivers these benefits through industry leading ultra-low power customer programmable SoC semiconductor solutions, embedded software, and algorithm solutions for always-on voice and sensor processing. The company's embedded FPGA initiative also enables SoC designers to easily implement post production changes, and increase revenue by providing hardware programmability to their end customers. For more information about QuickLogic, please visit www.quicklogic.com and http://blog.quicklogic.com.
Related Semiconductor IP
- eFPGA on GlobalFoundries GF12LP
- eFPGA IP — Flexible Reconfigurable Logic Acceleration Core
- Heterogeneous eFPGA architecture with LUTs, DSPs, and BRAMs on GlobalFoundries GF12LP
- eFPGA Soft IP
- Radiation-Hardened eFPGA
Related News
- Meet the DSP Algorithmic Experts at DAC 2005; AccelChip Focuses on DSP Solutions in Booth 1000
- German company to introduce PLL IP core at DAC
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- IPextreme to Conduct IP Demos, Talks at DAC
Latest News
- Fraunhofer IPMS develops new 10G TSN endpoint IP Core for deterministic high-speed Ethernet networks
- A new CEO, a cleared deck: Is Imagination finally ready for a deal?
- SkyeChip’s UCIe 3.0 Advanced Package PHY IP for SF4X Listed on Samsung Foundry CONNECT
- Victor Peng Joins Rambus Board of Directors
- Arteris Announces Financial Results for the Fourth Quarter and Full Year 2025 and Estimated First Quarter and Full Year 2026 Guidance