German company to introduce PLL IP core at DAC
| EE Times: German company to introduce PLL IP core at DAC | |
| (06/10/2005 12:52 PM EDT) URL: http://www.eetimes.com/showArticle.jhtml?articleID=164302158 | |
| SAN FRANCISCO — Cologne Chip AG plans to introduce a new intellectual property (IP) core design Monday (June 13) at the Design Automation Conference (DAC) in Anaheim, Calif. The core design, C3-PLL-2, is a phase-locked loop (PLL) for frequency synthesizer applications, based on Cologne Chip's Digicc technology design approach. According to Cologne Chip (Cologne, Germany), the core is fully digital, designed for use with standard cell libraries for digital logic, independent of process technology and chip geometry and occupies a smaller silicon space than that of competing technologies. Cologne Chip said information about C3-PLL-2 pricing and availability could be obtained through the company's Web site.
| |
| - - | |
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related News
- Creonic Introduces Doppler Channel IP Core
- True Circuits Attends DAC, Features Complete Line of PLL and DLL IP
- Pulsic to Introduce Integrated, Full-chip Planning and Top-level Routing Solution for Custom IC Design at DAC 2011
- True Circuits Showcases Revolutionary DDR 4/3 PHY and latest PLL and DLL Hard Macros at DAC
Latest News
- Rapidus adopts Teamcenter for Semiconductor Lifecycle Management
- Q4 FY25 Quarterly Activities Report: Weebit Nano well-positioned to achieve 2025 commercial targets
- SiMa.ai Raises $85M to Scale Physical AI, Bringing Total Funding to $355M
- Armv9 and CSS Royalties Drive Growth in $1bn Arm Q1 Earnings
- Creonic Releases DVB-S2X Demodulator Version 6.0 with Increased Bitwidth and Annex M Support