Philips points Target compilation at Coolflux DSP
Peter Clarke
(07/07/2004 11:24 AM EDT)
TOKYO -- Royal Philips Electronics NV has started distributing a compiler-centric software development kit for the CoolFlux DSP core, according to Target Compiler Technologies NV on Wednesday (July 7).
The software development kit, "Checkmate for CoolFlux DSP", was developed by Target Compiler Technologies as a processor-specific instantiation of Chess/Checkers, which is a tool suite for the creation of application-specific processor cores.
The CoolFlux DSP is a 24-bit DSP core available for technology licensing from Philips Intellectual Property & Standards (IP&S) and also distributed through the StarIP program in the DesignWare library of Synopsys Inc.
Checkmate for CoolFlux DSP contains both programming and verification tools. According to Philips, one of CoolFlux DSP's distinguishing features is that it is designed for best C compiler performance.
"We wanted our new DSP to outperform other solutions, not only in terms of power consumption and cost, but by offering very efficient C programmability at the same time", said Johan Van Ginderdeuren, business development manager at Philips Digital Systems Labs (Leuven, Belgium), in a statement. "For audio applications, assembly programming has often been deemed mandatory to meet the ultra-low power requirements. However, the CoolFlux DSP product has shown us the key to compiler friendly low-power design, which is the use of retargetable compilation technology," Van Ginderdeuren added.
"Our patented graph-based compilation technology enables full use of instruction level parallelism, pipelining, and the heterogeneous aspects of embedded processor architectures", said Gert Goossens, chier executive officer of Target. "This results in highly optimal compiled code, both from a cycle and code density perspective, comparable to hand-optimized assembly code."
"The Checkmate toolkit is already being used by CoolFlux DSP's lead customers and a free evaluation license is available via Philips for one month, and also to subscribers of Synopsys' DesignWare Library," said Tony Picard, Target's vice president of sales and marketing, in the same statement.
Related Semiconductor IP
- RISC-V CPU IP
- AES GCM IP Core
- High Speed Ethernet Quad 10G to 100G PCS
- High Speed Ethernet Gen-2 Quad 100G PCS IP
- High Speed Ethernet 4/2/1-Lane 100G PCS
Related News
- Synopsys and Philips Announce New Philips' CoolFlux DSP Core to be Distributed in Synopsys' DesignWare Library
- Philips develops one-chip stereo radio for embedded use in consumer products
- Philips announces first 'fully-integrated' telematics processor
- Ashling Microsystems extends debug support to cater for HiPerSmart, the recently announced 32-bit smart computing platform from Philips Semiconductors
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers