LogicVision Names George Swan VP of Engineering
San Jose, Calif. — March 1, 2004 — LogicVision, Inc., (NASDAQ:LGVN), a leading provider of embedded yield enhancement solutions for integrated circuits and systems, today announced the appointment of George Swan as vice president of engineering. He will report to James Healy, LogicVision’s president and CEO.
Swan is responsible for leading the company’s development activities for its embedded yield solutions, which include software for design automation (front and back-end), silicon debug, manufacturing test, board/system test and field support.
“LogicVision provides our customers with an integrated solution that works throughout the supply chain; from design and development until well after the product is manufactured,” said Healy. “We believe the breadth and depth of George’s technical experience with a wide-range of design tools, makes him the ideal person to lead our next-generation product development efforts.”
Swan brings nearly 20 years of product development, software operations and management experience to LogicVision. Most recently he held Vice President of Engineering positions at Barcelona Design and Mobileum. Previously, Swan spent 10 years at Synopsys, where he held a variety of R&D and management positions. He has a B.Sc and a Ph.D. in Electronic Engineering from Robert Gordon University in Aberdeen, UK.
About LogicVision Inc.
LogicVision provides proprietary technology that enhances yield in the manufacturing of complex semiconductors. LogicVision’s embedded yield enhancement solution allows integrated circuit designers to embed test functionality that is used both during semiconductor production and throughout the useful life of the chip. Through use of these LogicVision “eyes” in the die, a customer can enhance their product yield, maximize quality, lower test costs and speed time to market. For more information on the company and its products, please visit the LogicVision website at www.logicvision.com.
FORWARD LOOKING STATEMENTS:
Except for the historical information contained herein, the matters set forth in this press release, including statements regarding product development, are forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. These forward-looking statements are subject to risks and uncertainties that could cause actual results to differ materially, including, but not limited to, the impact of competitive products and technological advances, and other risks detailed in LogicVision's Form 10-Q for the quarter ended September 30, 2003, and from time to time in LogicVision's SEC reports. These forward-looking statements speak only as of the date hereof. LogicVision disclaims any obligation to update these forward-looking statements.
LogicVision, Embedded Test, LogicVision Ready and LogicVision logos are trademarks or registered trademarks of LogicVision Inc. in the United States and other countries. All other trademarks and service marks are the property of their respective owners.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- LogicVision Names Ronald H. Mabry VP Marketing and Business Development
- Flex Logix Appoints Abhijit Abhyankar as VP Silicon Engineering
- Sidense Hires Industry Veteran Ken Wagner as Senior VP Engineering
- Open-Silicon Appoints New VP of Engineering
Latest News
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud