DesignCon: Nvidia's engineering VP wants better design tools
Brian Fuller, EETimes
1/29/2013 6:10 PM EST
SANTA CLARA, Calif.--Cultural complacency and "uncomplaining" engineers are stunting EDA tool investment and preventing IC companies from keeping up with quickening design complexity, a senior engineering manager at chip vendor Nvidia Corp. said Tuesday (Jan. 29).
"Engineers don't complain enough," said Jonah Alben, Nivida's senior vice president of engineering, said during a keynote address at the DesignCon conference here.
To read the full article, click here
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Green Plug Appoints Kevin Jones to New Post of Chief Scientist, Names Rajeev Prasad VP of Engineering
- Flex Logix Appoints Abhijit Abhyankar as VP Silicon Engineering
- Sidense Hires Industry Veteran Ken Wagner as Senior VP Engineering
- HHGrace and Empyrean Continue Their Cooperation on Local EDA Tools to Facilitate IP Design
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack