DesignCon: Nvidia's engineering VP wants better design tools
Brian Fuller, EETimes
1/29/2013 6:10 PM EST
"Engineers don't complain enough," said Jonah Alben, Nivida's senior vice president of engineering, said during a keynote address at the DesignCon conference here.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Flex Logix Appoints Abhijit Abhyankar as VP Silicon Engineering
- Sidense Hires Industry Veteran Ken Wagner as Senior VP Engineering
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
Latest News
- Fraunhofer IPMS collaborates with Korean TSN Lab to further develop IP solutions for automotive and industrial connectivity
- Via Licensing Alliance Announces Longcheer and Desay SV as New Licensees to its Qi Wireless Power Patent Pool
- ASICLAND Signs New Contract with Global Neuromorphic AI Leader BrainChip
- Axelera AI Secures More Than $250 Million Funding on Global Commercial Growth
- Chips&Media Accelerates WAVE-N Ecosystem: Redefining the Future of Next-Generation Customized NPUs