Linear Tech to open chip-design center in U.K.
Linear Tech to open chip-design center in U.K.
By Chris Edwards, EE Times UK
September 7, 2000 (11:28 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000907S0024
LONDON Linear Technology Corp. plans to set up a chip-design center in the United Kingdom, perhaps in southern England, the company said. Linear (Milpitas, Calif.) aims to recruit 10 U.K.-based engineers for the company's first European location. The engineers will develop analog and mixed-signal components. Ian Scott, U.K. managing director for Linear, said the new design center here "is just a starting point. We are looking for high-end linear and mixed-signal design talent." Although the company wants to develop more high-speed amplifiers and analog-to-digital converters, Linear has not earmarked particular product families for the U.K. design center. The company expects to be able to tempt U.K. or European chip designers with a package that includes stock options. Chris Edwards is editor of Electronics Times, EE Times' sister newspaper in the United Kingdom.
Related Semiconductor IP
- xSPI Master IP | NOR IP
- xSPI - PSRAM Master
- VESA VDC-M Encoder IP
- VESA DSC V1.2 Encoder
- VESA DSC V1.2 Decoder
Related News
- Dolphin Design teams up with Raspberry Pi for advanced chip power management
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
- Union Minister Shri Ashwini Vaishnaw Unveils India’s First 3nm Chip Design Centres in Noida and Bengaluru
- Orthogone Technologies Announces Strategic Distribution Partnership with Mettlesemi Systems and Technologies to Deliver Ultra-Low Latency FPGA Solutions in India and key Asia-Pacific Markets.
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale