IP encryption brings trust, panelists say
Richard Goering, EE Times
(07/25/2006 1:33 PM EDT)
SAN FRANCISCO — An intellectual property (IP) encryption proposal offered by Synplicity Inc. will help restore "trust" between providers and consumers, according to panelists at the Design Automation Conference here Tuesday morning. But there are tradeoffs with respect to visibility into the IP, panelists acknowledged.
Synplicity announced an open IP encryption standard June 19 and offered it to the industry. The methodology uses openly available, government-approved encryption methods combined with an encryption embedding mechanism proposed by Cadence Design Systems Inc. and included with the current Verilog 2005 release.
The approach "allows us to quickly build trust" with new customers, said Mark Brass, director of IP licensing at ARM. "There is a clear value in allowing the use of IP through an encrypted flow," he said.
(07/25/2006 1:33 PM EDT)
SAN FRANCISCO — An intellectual property (IP) encryption proposal offered by Synplicity Inc. will help restore "trust" between providers and consumers, according to panelists at the Design Automation Conference here Tuesday morning. But there are tradeoffs with respect to visibility into the IP, panelists acknowledged.
Synplicity announced an open IP encryption standard June 19 and offered it to the industry. The methodology uses openly available, government-approved encryption methods combined with an encryption embedding mechanism proposed by Cadence Design Systems Inc. and included with the current Verilog 2005 release.
The approach "allows us to quickly build trust" with new customers, said Mark Brass, director of IP licensing at ARM. "There is a clear value in allowing the use of IP through an encrypted flow," he said.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- Software limits multi-core ICs, panelists say
- ESL needs more work, panelists say
- Wasiela Brings Encryption, FEC and Connectivity IP to DesignShare
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program