ESL needs more work, panelists say
Richard Goering, EE Times
(02/09/2006 2:11 PM EST)
SANTA CLARA, Calif. — Electronic system level (ESL) design tools and methodologies have value, but many capabilities have yet to be developed, according to users and vendor representatives at a panel at the DesignCon 2006 conference here Wednesday (Feb. 8).
The panel was entitled "The bottom-line business impact of ESL: getting the right architecture right." Moderator Daya Nadamuni, analyst at Gartner Dataquest, described three ESL design methodologies identified by Dataquest — algorithmic, processor/memory, and control logic.
Jack Donovan, co-founder of training firm ESLX, said that customers are looking for requirements traceability, early software development, reuse of verification models, and behavioral synthesis.
(02/09/2006 2:11 PM EST)
SANTA CLARA, Calif. — Electronic system level (ESL) design tools and methodologies have value, but many capabilities have yet to be developed, according to users and vendor representatives at a panel at the DesignCon 2006 conference here Wednesday (Feb. 8).
The panel was entitled "The bottom-line business impact of ESL: getting the right architecture right." Moderator Daya Nadamuni, analyst at Gartner Dataquest, described three ESL design methodologies identified by Dataquest — algorithmic, processor/memory, and control logic.
Jack Donovan, co-founder of training firm ESLX, said that customers are looking for requirements traceability, early software development, reuse of verification models, and behavioral synthesis.
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- ESL may rescue EDA, analysts say
- Platform ASICs a natural fit at 90 nm, say DAC panelists
- Software limits multi-core ICs, panelists say
- Startups say ESL adoption accelerating
Latest News
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation
- AimFuture and ITM Semiconductor to Develop AI-Integrated Technology for Robotics and Mobility