IP Adventures in EDA
By Gabe Moretti, edadesignline.com
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
March 13, 2008
By their own actions in the last few weeks, Mentor, Magma, and Cadence, have reopened the debate on whether or not IP belongs in EDA. Their answers respectively are: no, yes, and "on my own terms".
It was about a year ago that Michael Santarini and I had the last of a number of discussions on the topic: Michael was against the idea and I was defending EDAC's decision to include IP revenues in their Market Statistics Summary Report. My argument was based on historical facts. Long before the concept of Fabless Semiconductor Company was invented, Synopsys began to sell IP blocks under the DesignWare brand. If I remember correctly it was 1990, but certainly no later than 1991. The blocks were simple compared to what is available now, and the primary reason for selling them was to give a hand to designers still struggling with logic synthesis. Design Compiler was a tool at times difficult to use, both because it was new and because designers had never created synthesizable logic before. Will EDAC continue to include the IP market in the report? I think it depends on Cadence: read on.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- DAC 2025: Towards Multi-Agent Systems In EDA
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- SkyWater Technology Expands Leadership in U.S. Semiconductor Manufacturing with Infineon IP License Agreement
- Ceva Retains Top Spot in Wireless Connectivity IP in Latest IPnest Report
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development