DAC 2025: Towards Multi-Agent Systems In EDA
By Sally Ward-Foxton, EETimes | July 7, 2025

SAN FRANCISCO, Calif. – At DAC, EDA vendors showcased their visions for future multi-agentic systems that can handle greater portions of the EDA workflow autonomously.
During his Monday keynote, William Chappell, vice president and CTO for the strategic missions and technologies divisions at Microsoft, showed advancements in agentic workflows for scientific research and development from the company.
His example showed a task manager agent asked to come up with an approach to developing a vaccine for a particular disease. This agent was able to understand the assignment, reflect on whether the task was executable (if not, it could break it down into further steps), and call other agents to reason and implement parts of the scientific method. These agents were able to make a hypothesis, call tools to gather relevant information, generate a shortlist of possible proteins and analyse their efficacy. The task manager agent collected output task logs from the other agents, and if it judged that they failed their tasks, it could ask them to start again.
The tools being called could be existing software tools, or could be generated by the agents, which have the ability to write code.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
Latest News
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026