DAC 2025: Towards Multi-Agent Systems In EDA
By Sally Ward-Foxton, EETimes | July 7, 2025

SAN FRANCISCO, Calif. – At DAC, EDA vendors showcased their visions for future multi-agentic systems that can handle greater portions of the EDA workflow autonomously.
During his Monday keynote, William Chappell, vice president and CTO for the strategic missions and technologies divisions at Microsoft, showed advancements in agentic workflows for scientific research and development from the company.
His example showed a task manager agent asked to come up with an approach to developing a vaccine for a particular disease. This agent was able to understand the assignment, reflect on whether the task was executable (if not, it could break it down into further steps), and call other agents to reason and implement parts of the scientific method. These agents were able to make a hypothesis, call tools to gather relevant information, generate a shortlist of possible proteins and analyse their efficacy. The task manager agent collected output task logs from the other agents, and if it judged that they failed their tasks, it could ask them to start again.
The tools being called could be existing software tools, or could be generated by the agents, which have the ability to write code.
To read the full article, click here
Related Semiconductor IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
Related News
- Google and eSilicon at DAC 2019: Doing EDA in the Cloud? Yes, It's Possible!
- Synopsys Announces New AI-Driven EDA, IP and Systems Design Solutions At SNUG Silicon Valley
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- Ausdia Solves Critical Design Flow Gap with OneSource Constraint Translation at DAC 2025
Latest News
- Cadence and Google Collaborate to Scale AI-Driven Chip Design with ChipStack AI Super Agent on Google Cloud
- Analog Bits Demonstrates Real-Time On-Chip Power Sensing and Delivery on TSMC N2P Process at TSMC 2026 Technology Symposiums
- TES offers a High-Frequency Synthesizer and Clock Generator IP for X-FAB XT018 - 0.18µm BCD-on-SOI technology
- Faraday Delivers IP Solutions to Enable Endpoint AI Based on UMC’s 28nm SST eFlash
- AiM Future Partners with Metsakuur Company to Commercialize NPU-Integrated Hardware