IBM starts making Cell processor on 65-nm process
John Walko, EE Times
(03/14/2007 8:45 AM EDT)
LONDON — IBM has started making its Cell processor on a 65-nm Silicon-on-Insulator process at its East Fishkill, New York plant, moving from a 90-nm process to achieve higher speeds and lower power.
For the moment the devices in the 65-nm process are targeted at blade servers rather than Sony's PS3 games consoles, and are being made in relatively small volumes.
The Cell Broadband Engine was originally developed in conjunction with Sony Corp. and Toshiba Corp., and is a variant of PowerPC architecture.
(03/14/2007 8:45 AM EDT)
LONDON — IBM has started making its Cell processor on a 65-nm Silicon-on-Insulator process at its East Fishkill, New York plant, moving from a 90-nm process to achieve higher speeds and lower power.
For the moment the devices in the 65-nm process are targeted at blade servers rather than Sony's PS3 games consoles, and are being made in relatively small volumes.
The Cell Broadband Engine was originally developed in conjunction with Sony Corp. and Toshiba Corp., and is a variant of PowerPC architecture.
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- Dolphin Integration offers first standard cell library to enable a leakage reduction of 1/350 at 65 and 55 nm
- Philips starts 65-, 90-nm chip design in India
- IBM Builds World's Smallest SRAM Memory Cell
- Dolphin Integration concentrates on cost-cutting with the Standard Cell Library HD-BTF for 65 nm processes
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP