How hardware-assisted verification (HAV) transforms EDA workflows
By Aharon Etengoff, EEWorld Online
January 17, 2025
Many semiconductor companies rely on hardware-assisted verification (HAV) to optimize sophisticated monolithic system-on-chip (SoC) designs and chiplet architectures. HAV streamlines verification and validation by integrating emulation, field-programmable gate array (FPGA) prototyping, and virtual platforms. This approach enables design engineers to efficiently verify individual components and system-wide interactions while validating functionality at granular and system-wide levels.
This article discusses the importance of comprehensively optimizing and verifying complex SoCs and chiplet designs to prevent first-silicon failures and costly re-spins. It highlights key application areas for these chips, such as artificial intelligence (AI), machine learning (ML), 5G networks, automotive systems, and edge IoT devices. The article also explores how HAVs efficiently scale to meet the demands of increasingly complex designs. It explains how multi-user support models distribute costs, reducing the total cost of ownership (TCO) over time.
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025