How hardware-assisted verification (HAV) transforms EDA workflows
By Aharon Etengoff, EEWorld Online
January 17, 2025
Many semiconductor companies rely on hardware-assisted verification (HAV) to optimize sophisticated monolithic system-on-chip (SoC) designs and chiplet architectures. HAV streamlines verification and validation by integrating emulation, field-programmable gate array (FPGA) prototyping, and virtual platforms. This approach enables design engineers to efficiently verify individual components and system-wide interactions while validating functionality at granular and system-wide levels.
This article discusses the importance of comprehensively optimizing and verifying complex SoCs and chiplet designs to prevent first-silicon failures and costly re-spins. It highlights key application areas for these chips, such as artificial intelligence (AI), machine learning (ML), 5G networks, automotive systems, and edge IoT devices. The article also explores how HAVs efficiently scale to meet the demands of increasingly complex designs. It explains how multi-user support models distribute costs, reducing the total cost of ownership (TCO) over time.
To read the full article, click here
Related Semiconductor IP
- SLVS Transceiver in TSMC 28nm
- 0.9V/2.5V I/O Library in TSMC 55nm
- 1.8V/3.3V Multi-Voltage GPIO in TSMC 28nm
- 1.8V/3.3V I/O Library with 5V ODIO & Analog in TSMC 16nm
- ESD Solutions for Multi-Gigabit SerDes in TSMC 28nm
Related News
- The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Latest News
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications
- GUC Announces Tape-Out of the World's First HBM4 IP on TSMC N3P
- lowRISC and SCI Semiconductor Release Sunburst Chip Repository for Secure Microcontroller Development
- BrainChip Partners with RTX’s Raytheon for AFRL Radar Contract