How hardware-assisted verification (HAV) transforms EDA workflows
By Aharon Etengoff, EEWorld Online
January 17, 2025
Many semiconductor companies rely on hardware-assisted verification (HAV) to optimize sophisticated monolithic system-on-chip (SoC) designs and chiplet architectures. HAV streamlines verification and validation by integrating emulation, field-programmable gate array (FPGA) prototyping, and virtual platforms. This approach enables design engineers to efficiently verify individual components and system-wide interactions while validating functionality at granular and system-wide levels.
This article discusses the importance of comprehensively optimizing and verifying complex SoCs and chiplet designs to prevent first-silicon failures and costly re-spins. It highlights key application areas for these chips, such as artificial intelligence (AI), machine learning (ML), 5G networks, automotive systems, and edge IoT devices. The article also explores how HAVs efficiently scale to meet the demands of increasingly complex designs. It explains how multi-user support models distribute costs, reducing the total cost of ownership (TCO) over time.
To read the full article, click here
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related News
- The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
- Siemens acquires Insight EDA to expand Calibre integrated circuit reliability verification offering
- INTERCHIP achieves 3x faster verification for next-gen clocking oscillator with Siemens' advanced analog and mixed-signal EDA technology
- Synopsys Expands the Industry's Highest Performance Hardware-Assisted Verification Portfolio to Propel Next-Generation Semiconductor and Design Innovation
Latest News
- LDRA Joins Microchip’s Mi-V Ecosystem, Expanding Functional Safety and Security Support for the RISC-V® Architecture
- Europe takes a major step towards digital autonomy in supercomputing and AI with the launch of DARE project
- GUC Monthly Sales Report - February 2025
- Codasip selected to design a high-end RISC-V processor for the EU-funded DARE project
- Infineon brings RISC-V to the automotive industry and is first to announce an automotive RISC-V microcontroller family