The Art of Predictability : How Axiomise is Making Formal Verification Mainstream
By Amelia Dalton, EEJournal (March 25, 2022)
In this week’s Fish Fry podcast, Ashish Darbari (Founder and CEO at Axiomise) joins me to chat about the past, present and future of formal verification. Ashish and I explore the three pillars of formal verification, how the perception of formal verification as changed over the years, and why we are seeing the increased adoption of formal verification today. Also this week, I delve into the details of a new immune-system-on-a-chip developed by the Wyss Institute at Harvard University.
To read the full article, click here
Related Semiconductor IP
- Rad-Hard GPIO, ODIO & LVDS in SkyWater 90nm
- 1.22V/1uA Reference voltage and current source
- 1.2V SLVS Transceiver in UMC 110nm
- 1.8V/3.3V GPIO With I2C Compliant ODIO in GF 55nm
- Verification IP for UALink
Related News
- Axiomise Unveils Intelligent Debug Solution for Formal Verification of RISC-V Cores
- Meet Axiomise's Ashish Darbari at DAC to Learn about Benefits of Formal Verification
- Axiomise Accelerates Formal Verification Adoption Across the Industry
- Axiomise Showcases Value of Formal Verification at DVCon Japan and DVCon India
Latest News
- EXTOLL received GlobalFoundries Award for “Interface IP Partner of the Year”
- AiM Future and Franklin Wireless Sign MOU to Jointly Develop Lightweight AI Model and High-Efficiency 1 TOPS AI SoC Chipset
- GlobalFoundries and Silicon Labs Partner to Scale Industry-Leading Wi-Fi Connectivity
- GlobalFoundries Announces Availability of 22FDX+ RRAM Technology for Wireless Connectivity and AI Applications
- GlobalFoundries Announces Production Release of 130CBIC SiGe Platform for High-Performance Smart Mobile, Communication and Industrial Applications