Panelists question fabless model viability
Anne-Francoise Pele, EETimes
(12/04/2009 5:40 AM EST)
GRENOBLE — Is fabless still fabulous? In a panel session at the IP-ESC 2009 Conference this week in Grenoble, France, panelists discussed the evolution of semiconductor business models and confronted views on whether the fabless model is dead or alive and kicking.
The semiconductor business model has evolved, from the IDM model to pure-play foundry, fabless and IP provider, design services business models. Many of these models are undergoing severe issues. "We are talking of a disaggregation of the full model," said Paul Slaby, president and CEO of Kaben Wireless Silicon Inc., wondering what is coming next.
Paul Slaby, president and CEO of Kaben Wireless Silicon Inc., proposed a break-up of the fabless model. "Time has come to break it down into pieces and get to a semi-fabless model."
This model consists of a development organization —IP-based design house, outsourced R&D operation, strength in specialized R&D and product development capabilities— and a delivery organization —product-to-market with a sales channel and outsourced product delivery with an infrastructure and a pipeline to market.
To read the full article, click here
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- New semi model: fabless and designless
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- Analysis: Fabless to benefit as foundries face tough Q1
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale