New semi model: fabless and designless
Junko Yoshida, EETimes
3/7/2011 10:58 AM EST
Two approaches are competing for control of the semiconductor design process and supply chain.
One model, forged by Apple, is well known and involves tight control over these processes. The other is less well known, and involves smaller companies like media tablet specialist Velocity Micro and its partner, Chinese CPU vendor Ingenic Semiconductor. Using Ingenic’s embedded processor, Micro Velocity claims it sold “nearly 1 million” tablets last year.
To read the full article, click here
Related Semiconductor IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
- 50G PON LDPC Encoder/Decoder
- UALink Controller
Related News
- Panelists question fabless model viability
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- LSI Logic Launches ZSP Foundry Program; Broadens Access to DSP Technology for Fabless Semiconductor Companies
Latest News
- Arasan's ultra low power MIPI D-PHY IP achieves ISO26262 Certification
- Texas Instruments to acquire Silicon Labs
- Cerebras Systems Raises $1 Billion Series H
- Positron AI Raises $230 Million Series B at Over $1 Billion Valuation to Scale Energy-Efficient AI Inference
- EvertzAV Successfully Integrates IntoPIX JPEG XS Temporal Differential Coding Into Its IPMX-Certified NUCLEUS Platform