New semi model: fabless and designless
Junko Yoshida, EETimes
3/7/2011 10:58 AM EST
Two approaches are competing for control of the semiconductor design process and supply chain.
One model, forged by Apple, is well known and involves tight control over these processes. The other is less well known, and involves smaller companies like media tablet specialist Velocity Micro and its partner, Chinese CPU vendor Ingenic Semiconductor. Using Ingenic’s embedded processor, Micro Velocity claims it sold “nearly 1 million” tablets last year.
To read the full article, click here
Related Semiconductor IP
- 1.8V/3.3V I/O library with ODIO and 5V HPD in TSMC 16nm
- 1.8V/3.3V I/O Library with ODIO and 5V HPD in TSMC 12nm
- 1.8V to 5V GPIO, 1.8V to 5V Analog in TSMC 180nm BCD
- 1.8V/3.3V GPIO Library with HDMI, Aanlog & LVDS Cells in TSMC 22nm
- Specialed 20V Analog I/O in TSMC 55nm
Related News
- Panelists question fabless model viability
- Intel exec says fabless model "collapsing"
- Is China's fabless model sustainable?
- Fabless firms outpace IDMs in costs, gross margins
Latest News
- Will RISC-V reduce auto MCU’s future risk?
- Frontgrade Gaisler Launches New GRAIN Line and Wins SNSA Contract to Commercialize First Energy-Efficient Neuromorphic AI for Space Applications
- Continuous-Variable Quantum Key Distribution (CV-QKD) system demonstration
- Latest intoPIX JPEG XS Codec Powers FOR-A’s FA-1616 for Efficient IP Production at NAB 2025
- VeriSilicon Launches ISP9000: The Next-Generation AI-Embedded ISP for Intelligent Vision Applications