Intel exec says fabless model "collapsing"
Rick Merritt, EETimes
4/24/2012 1:10 PM EDT
SAN FRANCISCO – It’s the beginning of the end for the fabless model according to Mark Bohr, the man I think of as Mr. Process Technology at Intel.
Bohr claims TSMC’s recent announcement it will serve just one flavor of 20 nm process technology is an admission of failure. The Taiwan fab giant apparently cannot make at its next major node the kind of 3-D transistors needed mitigate leakage current, Bohr said.
“Qualcomm won’t be able to use that [20 nm] process,” Bohr told me in an impromptu discussion at yesterday’s press event where Intel announced its Ivy Bridge CPUs made in its tri-gate 22 nm process. “The foundry model is collapsing,” he told me.
To read the full article, click here
Related Semiconductor IP
- HBM4 PHY IP
- Ultra-Low-Power LPDDR3/LPDDR2/DDR3L Combo Subsystem
- MIPI D-PHY and FPD-Link (LVDS) Combinational Transmitter for TSMC 22nm ULP
- HBM4 Controller IP
- IPSEC AES-256-GCM (Standalone IPsec)
Related News
- Panelists question fabless model viability
- New semi model: fabless and designless
- Is China's fabless model sustainable?
- LSI Logic Launches ZSP Foundry Program; Broadens Access to DSP Technology for Fabless Semiconductor Companies
Latest News
- AI Directs UFS Advancement
- Qualitas Semiconductor Expands Automotive Momentum with 5nm IP Bundle Agreement
- Cyient Semiconductors Acquires Majority Stake in Kinetic Technologies to Drive Custom Power IC Leadership for Edge AI and High-Performance Compute Markets
- Rivian Unveils Custom Silicon, Next-Gen Autonomy Platform, and Deep AI Integration
- NanoXplore raises €20 million from MBDA and Bpifrance to accelerate its diversification into defense and its growth in support of European strategic sovereignty