How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
Explore how CXL 3.1 and PCIe 6.2 are transforming AI efficiency for a futuristic tech landscape.
By Krishna Mallampati, VP of Sales and Marketing, XConn Technologies
EETimes | May 16, 2025
Today’s AI must overcome the boundaries of computational demands, massive data transfers, real-time processing and memory utilization. Traditional computing architectures, relying solely on PCle interconnects, struggle to keep pace with the rapid evolution of AI workloads, which is where CXL 3.1—the latest generation of the CXL standard—steps in, offering a fresh approach to memory and resource allocation.
To read the full article, click here
Related Semiconductor IP
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 4.0/3.2/3/2 Verification IP
Related News
- CXL Protocol Adds Capabilities over PCIe
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Alphawave and PLDA Announce a Collaboration to Create Tightly-Integrated Controller and PHY IP Solutions for Interconnects Including PCIe 5.0, CXL and PCIe 6.0
- Enhance your High-Density data processing capabilities to new heights with the USB 3.2/ PCIe 3.1/ SATA 3.2 Combo PHY IP Core interface in 28HPC+/HPC process technology
Latest News
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications
- GlobalFoundries and Navitas Semiconductor Partner to Accelerate U.S. GaN Technology and Manufacturing for AI Datacenters and Critical Power Applications
- VLSI EXPERT selects Innatera Spiking Neural Processors to build industry-led neuromorphic talent pool
- SkyWater Technology and Silicon Quantum Computing Team to Advance Hybrid Quantum-Classical Computing
- Dnotitia Revolutionizes AI Storage at SC25: New VDPU Accelerator Delivers Up to 9x Performance Boost