CXL Protocol Adds Capabilities over PCIe
By Gary Hilson, EETimes (May 18, 2020)
The Compute Express Link (CXL) protocol is rapidly gaining traction in data centers. It’s an alternate protocol that runs across the standard PCI Express (PCIe). CXL uses a flexible processor port that can auto-negotiate to either the standard PCIe transaction protocol or the alternative CXL transaction protocols. The first generation of the protocol aligns to 32 Gbps PCIe Gen5.
High-performance computational workloads are stressing systems in new ways. System designers are re-thinking their architectures in response. Some of those response include the increasing use of persistent memory, the adoption of purpose-built processors and accelerators, and new approaches to computational storage. Another is CXL.
To read the full article, click here
Related Semiconductor IP
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 3.2 Verification IP
- Verification IP for CXL
Related News
- Avery Design Systems Pairs PCIe and NVM Express VIP with Teledyne LeCroy Summit Protocol Exercisers
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
Latest News
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’
- BT Group Joins the CHERI Alliance to Advance Cybersecurity Innovation
- VESA® Approves Teledyne LeCroy DisplayPort™ 2.1 PHY Compliance Test Specification Software
- Keysight Enables AMD to Showcase Electrical PCI Express® Compliance up to 64 GT/s