CXL Protocol Adds Capabilities over PCIe
By Gary Hilson, EETimes (May 18, 2020)
The Compute Express Link (CXL) protocol is rapidly gaining traction in data centers. It’s an alternate protocol that runs across the standard PCI Express (PCIe). CXL uses a flexible processor port that can auto-negotiate to either the standard PCIe transaction protocol or the alternative CXL transaction protocols. The first generation of the protocol aligns to 32 Gbps PCIe Gen5.
High-performance computational workloads are stressing systems in new ways. System designers are re-thinking their architectures in response. Some of those response include the increasing use of persistent memory, the adoption of purpose-built processors and accelerators, and new approaches to computational storage. Another is CXL.
To read the full article, click here
Related Semiconductor IP
- CXL 3.0 Controller
- CXL Controller IP
- CXL memory expansion
- CXL 3 Controller IP
- CXL 4.0/3.2/3/2 Verification IP
Related News
- Avery Design Systems Pairs PCIe and NVM Express VIP with Teledyne LeCroy Summit Protocol Exercisers
- PLDA Announces Robust Verification Toolset, Increasing Design Accuracy and Reducing Time-to-Production for Next Generation SoCs with CXL, PCIe 6.0 or Gen-Z Interconnect
- Synopsys DesignWare CXL IP Supports AMBA CXS Protocol Targeting High-Performance Computing SoCs
- PLDA Announces XpressLINK-SOC CXL Controller IP with Support for the AMBA CXS Issue B Protocol
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions