Chipidea's 0.13µm Low Power I&Q ADC designed for DVB-H/DMB systems excels in Silicon
-- CHIPIDEA´s 0.13µm Low Power I&Q ADC designed for DVB-H/DMB systems excels in Silicon CHIPIDEA´s 0.13µm Low Power 10-bit I&QADC was designed for Handheld Digital TV receivers supporting the emerging DVB-H video standard. This is an excellent Analog-to-Digital interface for receivers in portable systems, such as PDAs, phones, and PMPs. The CI3611ul is successfully embedded in an application specific SoC.
Brief Description
- 0.13 µm CMOS, 1P6M, no analog options
- IQ Matched ADC Pair
- 10-bit Resolution
- 1 MHz to 50 MHz Sampling Rate
- S/H stage for wide input common mode range
- 1.2V ±10% Analog and Digital Supply
- 2.5 V to 3.6V Analog Power Supply for the input interface
- Power Dissipation: 12mW @ 8.2Msps
- Power Dissipation: 31mW @ 30Msps
- Flexible power-down modes
- Core Cell Area: 1.0 mm2
This I&Q ADC IP core is also available in 90nm CMOS upon request.
The following block diagram illustrates the CI3611ul:

It is composed of a dual fully differential high speed low-power pipelined ADC core suitable for receive channels in I&Q configuration.
Dedicated S/H circuits are built-in to provide direct DC coupling with common mode voltage from 0.5V to 2V, and offering an optional single-ended to fully differential conversion.
The reference voltages are internally generated from an internal bandgap reference, with outside connection for decoupling purposes.
A power down capability is included for extremely low power dissipation in stand-by mode.
Silicon shows outstanding signal to noise ratio:

... and outstanding linearity:

This I&Q ADC is very suitable for any baseband front end in communication systems. It is optimized for low power applications requiring medium resolution and high-speed conversion rates, such as video, imaging, data acquisition, high-speed data reception and communications.

For SoC integration, Chipidea offers a wide range of Analog-Digital Interface Systems for Audio, Video, Multimedia, Data-Communications and Connectivity, including Power and Clock Management functions.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Cadence Enables Next-Gen AI and HPC Systems with Industry’s Fastest HBM4 12.8Gbps IP Memory System Solution
- Ceva Launches MotionEngine™ Hex: Bringing Precise, Touch-Free, Spatial Control to Smart TV, Gaming, and IoT Interfaces
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- ChipIdea announces the silicon validation of CI3261Ba, a dual 12-bit 50MS/s pipeline ADC
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack