Cambricon Licenses Arteris FlexNoC Interconnect IP for Machine Learning SoCs
Highly scalable fabric IP is key to accelerating machine learning
CAMPBELL, Calif. — April 18, 2017 — ArterisIP, the innovative supplier of silicon-proven commercial system-on-chip (SoC) interconnect IP, today announced that Cambricon has licensed Arteris FlexNoC interconnect IP for use as the backbone interconnect of their revolutionary machine learning SoC.
Cambricon is a startup company focusing on artificial intelligence (AI) and machine learning. Targeting all AI markets, Cambricon products can be applied to mobile phones, surveillance cameras, high performance servers, and autonomous driving. Enabling neural network processing efficiency and capacity improvements, Cambricon technology drastically improves the processing of deep learning algorithms for all end markets and devices.
“After a rigorous evaluation of nearly all commercial solutions, we determined that Arteris FlexNoC interconnect IP was the only NoC technology that would meet all our requirements.” said Dr. Daofu Liu, Vice President at Cambricon. “The Arteris IP is easy to configure and has been proven in many silicon chips, which allows us to reduce development time and manage project risk.”
“Arteris is honored to be chosen to support Cambricon in pushing the technical state-of-the-art of neural network processing,” said K. Charles Janac, President and CEO of Arteris. “Both our technologies are foundational to the advancement of machine learning processing that drives evolving capabilities in areas utilizing artificial intelligence.”
About ArterisIP
ArterisIP provides system-on-chip (SoC) interconnect IP to accelerate SoC semiconductor assembly for a wide range of applications from IoT to mobile phones, cameras, automobiles, SSD controllers and servers for customers such as Samsung, Huawei / HiSilicon, Mobileye, Altera (Intel), and Texas Instruments. ArterisIP products include the Ncore cache coherent and FlexNoC non-coherent interconnect IP, as well as optional Resilience Package (functional safety) and PIANO automated timing closure capabilities. Customer results obtained by using the ArterisIP product line include lower power, higher performance, more efficient design reuse and faster SoC development, leading to lower development and production costs. For more information, visit www.arteris.com.
Related Semiconductor IP
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N5 X24, North/South (vertical) poly orientation
- Crossbars Interconnect
- Die-to-Die, High Bandwidth Interconnect PHY in TSMC (N7, N5)
- Network-on-Chip (NoC) Interconnect IP
Related News
- Arteris IP FlexNoC Interconnect Licensed by Samsung's System LSI Business for Digital TV Chips
- Multiple Arteris IP FlexNoC Interconnect Licenses Purchased by VeriSilicon for Multiple Chip Designs
- Arteris IP FlexNoC Interconnect and Resilience Package Licensed by Black Sesame for ISO 26262-Compliant AI Chips for ADAS
- Arteris IP FlexNoC Interconnect Licensed by Achronix for New Speedster7t FPGA family
Latest News
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers
- Blueshift Memory launches BlueFive processor, accelerating computation by up to 50 times and saving up to 65% energy