Dolphin Integration launches the BTF upgrade of its standard cell offering SESAME for 130 nm
-- Dolphin Integration continues their steady enhancement of the proprietary RCSL (Reduced Cell Stem Library) with the High Density stem HD-BTF for TSMC 130 nm G processes.
Highly Dense and endowed with “Back-Tracking Freedom”, HD-BTF incorporates the latest architectural innovations from Dolphin Integration replacing classical flip-flops with their “spinner cell”.
Elsa Bernard-Moulin soberly commented that “this roll-out of innovations is going to be an on-going process as the field of Cell Libraries had become far too standard!”
The benefit of such innovations is a significant improvement in terms of density and power consumption compared with the previous stem release at 130 nm. HD-BTF is up to 20% denser and up to 60% less consuming in comparison with free contenders.
Targeting wireless, consumer and nomad applications, the HD-BTF stem enables more than cost reduction at SoC level as it also grants the fastest time-to-fab.
Skeptical standard cell users can gain access for downloading the freeware Motu Uta, from Dolphin Integration website, for an objective and fast benchmarking process of their current standard-cell libraries versus HD-BTF!
The 130 nm range of both Memories and standard cell libraries is being enriched with a cell stem dedicated to High Speed and the new sRAM Haumea targeting the Best mix for Consumption and Density (BCD).
The HD-BTF stem now is released in TSMC 180 / 130 / 65 nm.
For more information: http://www.design-reuse.com/sip/view.php?id=17363
Users can click on the link below to freely get access to the Motu Uta evaluation kit:
http://www.dolphin.fr/flip/sesame/benchmark/sesame_motuuta.php
Due to the diversity of foundries addressed, make sure to check the availability at other foundries and with various process shrinks.
About Dolphin Integration
Dolphin Integration is up to their charter as the most adaptive creator in Microelectronics to "enable mixed signal Systems-on-Chip", with a quality management stimulating reactivity for innovation. Their current mission is to supply worldwide customers with fault-free, high-yield and reliable sets of CMOS Virtual Components, resilient to noise and drastic for low power-consumption, together with engineering assistance and product evolutions customized to their needs.
For more information about Dolphin, visit: www.dolphin.fr/sesame
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
- JPEG XL Encoder
Related News
- Alphacore To Develop Rad-Hard CMOS Standard Cell Library, Meeting DOD Standards, For U.S. Navy
- Agile Analog launches new Digital Standard Cell Library
- Imec enables tight standard cell boundary scaling using a two-level semi-damascene integration scheme
- SilTerra Leverages Silvaco's Library Characterization and Optimization Tools to Boost Efficiency in the Development of its Foundry Standard Cell IPs
Latest News
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development
- VSORA and GUC Partner on Jotunn8 Datacenter AI Inference Processor
- Mixel MIPI IP Integrated into Automotive Radar Processors Supporting Safety-critical Applications