ARM gets serious in physical IP at 32 nm
Mark LaPedus, EE Times
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- Looking to get a jump on rivals like TSMC and Virage Logic, ARM Holdings plc last week pulled back the curtain on its 32-nanometer initiative for physical-intellectual property (IP).
At the same time, ARM warned that the dreaded shift to 32 nm will be an expensive and risky proposition, estimating that R&D costs will edge toward $75 million for a 32-nm design, compared with $20 million to $50 million at 45 nm.
ARM is best known for its processor cores, but physical IP--memory cores, phase-locked loops, standard cells and other IC building blocks for system-on-chip design--is critical to the company's growth. During a keynote address at the ARM Developers' Conference here last week, ARM CEO Warren East dropped hints about the company's bold 32-nm initiative for leading-edge physical IP.
(10/08/2007 9:00 AM EDT)
Santa Clara, Calif. -- Looking to get a jump on rivals like TSMC and Virage Logic, ARM Holdings plc last week pulled back the curtain on its 32-nanometer initiative for physical-intellectual property (IP).
At the same time, ARM warned that the dreaded shift to 32 nm will be an expensive and risky proposition, estimating that R&D costs will edge toward $75 million for a 32-nm design, compared with $20 million to $50 million at 45 nm.
ARM is best known for its processor cores, but physical IP--memory cores, phase-locked loops, standard cells and other IC building blocks for system-on-chip design--is critical to the company's growth. During a keynote address at the ARM Developers' Conference here last week, ARM CEO Warren East dropped hints about the company's bold 32-nm initiative for leading-edge physical IP.
To read the full article, click here
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- The A6: Apple's SoC Design Team Finally Gets Serious
- Mikron Licenses Cadence Physical Verification System and QRC Extraction Solutions for 90 nm IC Design Flow
- UMC Certifies Synopsys IC Validator Physical Verification Tool for 28 nm
- Vidatronic Launches New 22 nm Analog IP For Ultra-Low-Power, System-On-Chip Physical Attack Mitigation In Internet Of Things (IoT) Applications
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology