The A6: Apple's SoC Design Team Finally Gets Serious
Brian Dipert, EDN
September 19, 2012
Perhaps the most interesting aspect of Apple's iPhone 5, unveiled last Wednesday, isn't the information that the company disclosed at the launch event itself but what's subsequently come to light in the last few days.
After all, courtesy of the notoriously porous and China-dominant supplier and manufacturing subcontractor network that Apple uses to assemble its various devices, we already knew most of what the company told us last Wednesday:
- A larger and higher-pixel-count screen, which would likely prompt some sort of graphics core upgrade beyond that in the A5 SoC found in the iPhone 4S (with both handsets' displays of the "Retina" high pixel density flavor)
- A slightly thinner form factor than that of the iPhone 4, due in part to the ability to "spread" the battery across a larger amount of system real estate (see bigger screen mention above) and in part to the use of in-cell (versus on-cell) touchscreen display technology
- A more svelte and lower-pincount system interface (see thinner form factor mention above), and
- LTE 4G cellular capabilities
But left tantalizingly unexplained, in typical Apple fashion, were the specifics of the new ARM-based A6 SoC found in the iPhone 5. All that we were told last Wednesday was that the A6 delivered up to twice the CPU and GPU performance of the A5, while consuming less power (peak? standby? average? How much?) and with a 22% smaller die size than the A5.
To read the full article, click here
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Automating NoC Design Masters SoC Complexity
- Cadence Accelerates SoC, 3D-IC and Chiplet Design for AI Data Centers, Automotive and Connectivity in Collaboration with Samsung Foundry
- Aion Silicon Joins Intel Foundry Accelerator Value Chain Alliance to Design and Deliver Best-in-Class ASIC and SOC Solutions
- 2025 TSMC OIP Ecosystem Forum Highlights Aion Silicon’s Leadership in Advanced SoC Design
Latest News
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs
- Silicon Creations Celebrates 20 Years of Global Growth and Leadership in 2nm IP Solutions