The A6: Apple's SoC Design Team Finally Gets Serious
Brian Dipert, EDN
September 19, 2012
Perhaps the most interesting aspect of Apple's iPhone 5, unveiled last Wednesday, isn't the information that the company disclosed at the launch event itself but what's subsequently come to light in the last few days.
After all, courtesy of the notoriously porous and China-dominant supplier and manufacturing subcontractor network that Apple uses to assemble its various devices, we already knew most of what the company told us last Wednesday:
- A larger and higher-pixel-count screen, which would likely prompt some sort of graphics core upgrade beyond that in the A5 SoC found in the iPhone 4S (with both handsets' displays of the "Retina" high pixel density flavor)
- A slightly thinner form factor than that of the iPhone 4, due in part to the ability to "spread" the battery across a larger amount of system real estate (see bigger screen mention above) and in part to the use of in-cell (versus on-cell) touchscreen display technology
- A more svelte and lower-pincount system interface (see thinner form factor mention above), and
- LTE 4G cellular capabilities
But left tantalizingly unexplained, in typical Apple fashion, were the specifics of the new ARM-based A6 SoC found in the iPhone 5. All that we were told last Wednesday was that the A6 delivered up to twice the CPU and GPU performance of the A5, while consuming less power (peak? standby? average? How much?) and with a 22% smaller die size than the A5.
To read the full article, click here
Related Semiconductor IP
- PUF FPGA-Xilinx Premium with key wrap
- ASIL-B Ready PUF Hardware Premium with key wrap and certification support
- ASIL-B Ready PUF Hardware Base
- PUF Software Premium with key wrap and certification support
- PUF Hardware Premium with key wrap and certification support
Related News
- Agnisys Joins Arm Partner Program and Releases Solution Brief for Functionally Safe Arm-Based SoC Design
- Arteris Interconnect IP Selected by VeriSilicon for High-Performance SoC Design
- Mirabilis Design Accelerates SoC Development with New System-Level IP Library for Cadence Tensilica Processors
- Premier ASIC and SoC Design Partner, Sondrel, Rebrands as Aion Silicon
Latest News
- SEMI Reports Typical Q1 2025 Semiconductor Seasonality with Potential for Atypical Shifts Due to Tariff Uncertainty
- Siemens to bring advanced timing constraint capabilities to EDA design flow with Excellicon acquisition
- Alchip Among the First with NVIDIA NVLink Fusion Design Infrastructure
- Marvell and NVIDIA to Provide Custom Solutions for Advanced AI Infrastructure
- NVIDIA Unveils NVLink Fusion for Industry to Build Semi-Custom AI Infrastructure With NVIDIA Partner Ecosystem