Analog EDA tool supports reconfigurable arrays
By Richard Goering, EE Times
July 14, 2003 (8:40 p.m. EST)
SANTA CRUZ, Calif. — A new free version of a programmable analog EDA tool from Anadigm, provider of field programmable analog arrays (FPAAs), lets designers construct circuits that can be dynamically reconfigured by a microprocessor. AnadigmDesigner2 version 2.3 also adds more support for the configurable analog modules (CAMs) used to build FPAAs.
Anadigm describes FPAAs as reconfigurable analog ICs that can adapt to different functions, adjust to different environmental conditions, or compensate for sensor degradation. AnadigmDesigner2 lets designers construct circuits using pre-qualified, drag-and-drop parameterized CAMs.
AnadigmDesigner2 v2.3 automates the construction of complex filters and PID controllers. It also adds three new CAM functions — a transimpedance amplifier, a gain limiter stage and a gain switch.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports Cadence Perspec System Verifier using System Level Notation
- AMIQ EDA Announces its Design and Verification Tools Eclipse IDE Supports First Release of Accellera Portable Test and Stimulus Standard (PSS)
- Cadence Selected as Primary EDA Tool Vendor by GLOBALFOUNDRIES
- Siemens announces EDA milestones and tool certifications for TSMC's latest process technologies
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology