AI Must Be Secured at the Silicon Level
Hardware-enabled security is essential to maintaining the integrity of valuable AI workloads.
By Gary Hilson, EETimes (January 23, 2023)
The idea of baking security into an application isn’t new in the software world, nor are security features in semiconductor technologies, such as memory. But the value of data, particularly in artificial-intelligence (AI) workloads, means hardware-enabled security is getting more attention.
Many networking and memory technologies have built-in security features — the “S” in SD card stands for secure, and SSDs have long had the ability to encrypt data. The key challenges for enabling hardware-level security features, however, are educating users on how to implement them and ensuring that security doesn’t hinder performance of the device and the overall system.
Although hardware-enabled security has been around for a while, securing AI workloads is a relatively new concept, said Carl Shaw, safety and security architect at Codasip, a company that focuses on processor design automation and RISC-V processor IP.
To read the full article, click here
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Digital PUF IP
Related News
- CHERI Protects Memory at the Hardware Level
- X-Silicon Revolutionizes AI and Graphics at the Edge with “Constellation” Software Platform
- See the 2025 Best Edge AI Processor IP at the Embedded Vision Summit
- BrainChip CTO to Present on Architectural Innovation for Low-Power AI at the Embedded Vision Summit
Latest News
- Intel facing another crossroads: 18A or 14A process node
- Creonic Successfully Renewed its ISO 9001:2015 Certification
- Silvaco Strengthens Leadership Team with Three Industry Veterans to Drive Innovation and Growth
- JFE Shoji Electronics Signs Sales Agent Agreement with Andes Technology
- Mixel Supports Automotive SerDes Alliance (ASA) Motion Link SerDes IP