AI Must Be Secured at the Silicon Level
Hardware-enabled security is essential to maintaining the integrity of valuable AI workloads.
By Gary Hilson, EETimes (January 23, 2023)
The idea of baking security into an application isn’t new in the software world, nor are security features in semiconductor technologies, such as memory. But the value of data, particularly in artificial-intelligence (AI) workloads, means hardware-enabled security is getting more attention.
Many networking and memory technologies have built-in security features — the “S” in SD card stands for secure, and SSDs have long had the ability to encrypt data. The key challenges for enabling hardware-level security features, however, are educating users on how to implement them and ensuring that security doesn’t hinder performance of the device and the overall system.
Although hardware-enabled security has been around for a while, securing AI workloads is a relatively new concept, said Carl Shaw, safety and security architect at Codasip, a company that focuses on processor design automation and RISC-V processor IP.
To read the full article, click here
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- NXP Completes Acquisitions of Aviva Links and Kinara to Advance Automotive Connectivity and AI at the Intelligent Edge
- PUFsecurity’s PUFrt Anchors the Security of Silicon Labs’ SoC to Achieve the Industry’s First PSA Certified Level 4
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Redefining the Cutting Edge: Innatera Debuts Real-World Neuromorphic Edge AI at CES 2026
Latest News
- Akeana Partners with Axiomise for Formal Verification of Its Cores
- IObundle Promotes IOb-Cache: Premier Open-Source Cache System for AI/ML Memory Bottlenecks
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026